



AM29821DCB

High Performance Bus Interface Registers

The Am29820 Series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The Am29821 and Am29822 are buffered, 10-bit wide versions of the popular '374/'534 functions. The Am29823 and Am29824 are 9-bit wide buffered registers with Clock Enable (EN) and Clear (CLR) - ideal for parity bus interfacing in high performance microprogrammed systems. The Am29825 and Am29826 are 8-bit buffered registers with all the '823/4 controls plus multiple enables (\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3) to allow multiuser control of the interface, e.g., \overline{CS} , DMA, and RD/WR. They are ideal for use as an output port requiring high I_{OL}/I_{OH} .

All of the AM29800 high performance interface family are designed for high capacitance load drive capability while providing low capacitance bus loading at both inputs and outputs. All inputs are Schottky diode inputs, and all outputs are designed for low capacitance bus loading in the high impedance state.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

Am29821 - 26

High Performance Bus Interface Registers

DISTINCTIVE CHARACTERISTICS


- High-speed parallel registers with positive edge-triggered D-type flip-flops
 - Noninverting CP-Y tPD = 7.5ns typ
 - Inverting CP-Y tpp = 7.5ns typ
- Buffered common Clock Enable (EN) and asynchronous Clear input (CLR)
- Three-state outputs glitch free during power-up and down. Outputs have Schottky clamp to ground
- 48mA Commercial IOL, 32mA MIL IOL
- Low input/output capacitance
- 6pF inputs (typical) - 8pF outputs (typical)
- Metastable "Hardened" Registers

GENERAL DESCRIPTION

The Am29820 Series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/ data paths or buses carrying parity. The Am29821 and Am29822 are buffered, 10-bit wide versions of the popular '374/'534 functions. The Am29823 and Am29824 are 9-bit wide buffered registers with Clock Enable (EN) and Clear (CLR) – ideal for parity bus interfacing in high performance microprogrammed systems. The Am29825 and Am29826 are 8-bit buffered registers with all the '823/4 controls plus

multiple enables (\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3) to allow multiuser control of the interface, e.g., \overline{CS} , DMA, and RD/WR. They are ideal for use as an output port requiring high I_{OL}/I_{OH} .

All of the AM29800 high performance interface family are designed for high capacitance load drive capability while providing low capacitance bus loading at both inputs and outputs. All inputs are Schottky diode inputs, and all outputs are designed for low capacitance bus loading in the high impedance state.



8

IMOX is a trademark of Advanced Micro Devices, Inc.

Am29821

Am29822

Noninverting

Inverting


Am29823


Am29824

Am29825


Am29826

01420C





Refer to Page 13-1 for Essential Information on Military Devices



PIN DESCRIPTION

Pin No.	Name	1/0	Description
	Di	1	The D flip-flop data inputs.
11	CLR	11	For both inverting and noninverting registers, when the clear input is LOW and \overline{OE} is LOW, the Q _i outputs are LOW. When the clear input is HIGH, data can be entered into the register.
13	СР	1	Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition.
	Y _i , Y _i	0	The register three-state outputs.
14	EN	1	Clock Enable. When the clock enable is LOW, data on the D_i input is transferred to the Q_i output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the Q_i outputs do not change state, regardless of the data or clock input transitions. (Note 5.)
	OE	1	Output Control. When the \overline{OE} input is HIGH, the Y _i outputs are in the high impedance state. When the \overline{OE} input is LOW, the TRUE register data is present at the Y _i outputs.

Note 5: The Am29823 thru Am29826 registers achieve short throughput delay and setup time and reduced power consumption by means of a clock gating and latching circuit. This circuit is sensitive to very short (< 3ns) HIGH-to-LOW-to-HIGH going spikes on EN while CP is HIGH. The designer should be aware of this and avoid the use of decoders or other potentially glitching devices in the EN logic.

FUNCTION TABLES

Am29821/29823/29825

	In	puts			Internal	Outputs	
ŌĔ	ĈĽR	ËN	Ð	СР	Qj	۲ı	Function
н н	X X	L	L H	1 1	LH	Z Z	Hi-Z
H L	L	X X	X X	X X	L	Z L	Clear
H L	H H	H H	X X	X X	NC NC	Z NC	Hold
H H L L	ннн	և Ն Լ	L H L H	T T T	LHLH	Z Z L H	Load
L	= HIGH = LOW = Don'		9		1 = LO	Change W-to-HIGł gh Impeda	1 Transition

Am29822/29824/29826

	In	puts			Internal	Outputs	
ŌĒ	CLR	ÊN	Di	СР	Qi	Y	Function
н Н	X X	L L	L H	1 1	HL	Z Z	Hi-Z
H L	L	X X	X X	X X	LL	ZL	Clear
H L	H H	H H	X X	X X	NC NC	Z NC	Hold
H H L L	тттт	L L L		T T T	ΗLΗL	Z Z H L	Load
L	= HIGH = LOW = Don'		ə		1 = LO	Change W-to-HIGI sh Impeda	H Transition

8

Am29821 - 26

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage to Ground Potential
Continuous
DC Voltage Applied to Outputs
for High Output State0.5V to VCC max
DC Input Voltage0.5V to +5.5V
DC Output Current, into Outputs
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V

Military (M) Devices


Temperature55°C to +125°C	
Supply Voltage + 4.5V to + 5.5V	
Operating ranges define those limits over which the function-	
ality of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Con	ditions (Note 1)	Min	Typ (Note 2)	Max	Units
		V _{CC} = MIN	IOH = -15mA	2.4	3.3		
∨он	Output HIGH Voltage	VIN = VIH or VIL	IOH = - 24mA	2.0	3.1		Volts
Vol	Output LOW Voltage	V _{CC} = MIN	MIL,IOL = 32mA		0.31	0.5	Volts
VOL	Output EOW Voltage	VIN = VIH or VIL	COM'L, IOL = 48mA		0.38	0.5	VOIts
VIH	Input HIGH Level	Guaranteed input logical involtage for all inputs	HGH	2.0			Volts
VIL	Input LOW Level	Guaranteed input logical i voltage for all inputs	LOW			0.8	Volts
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = ~ 18mA			-0.7	- 1.2	Volte
			Data, CLR		-0.3	-1.0	
μL	Input LOW Current	$V_{CC} = MAX, V_{IN} = 0.4V$	OE,EN, CP		-1.2	-2.0	mA
μн	Input HIGH Current	$V_{CC} = MAX, V_{IN} = 2.7V$				50	μA
łj	Input HIGH Current	V _{CC} = MAX, V _{IN} = 5 5V				1.0	mA
	Output Off-State (High Impedance)		Vo = 0.4V			- 50	
loz	Output Current	V _{CC} = MAX	V _O = 2.4V			50] #A
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX		-75	- 160	-250	mA
		V _{CC} = MAX	Over Temperature Range			140	
ICC	Supply Current (Note 4)	Outputs Open	+ 70°C			130] mA
		EN = LOW	+ 125°C			120	1

Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended Operating Range.
All typical values are V_{CC} = 5.0V, T_A = 25°C.
Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
Clock input, CP, is HIGH after clocking in data to produce outputs = LOW.

SWITCHING TEST CIRCUIT



SWITCHING CHARACTERISTICS ($T_A = +25^{\circ}C$, $V_{CC} = 5.0V$)

Parameters	Description		Test Conditions (Note 4)	Min	Тур	Max	Units
тргн			C _L = 50pF	3.5		8.5	/15
^t PHL	Propagation Delay Clock to Y _i (OE = LOW)			3.5		10.5	ns
t _{PLH}			C _L = 300pF			14	ns
1PHL						18	ns
ts	Data to CP Setup Time		·	2.0	0		ns
чн	Data to CP Hold Time			2.0	0.5		ns
ts	Enable (EN L) to CP Setup Time			3.0	1.5		ns
ts	Enable (EN _) to CP Setup Time		CL = 50pF	3.0	1.5		ns
ч	Enable (EN) Hold Time			0	-1.5		ns
^t PHL	Propagation Delay, Clear to Yi				12.9	15.0	⊓s
ts	Clear Recovery (CLR -) Time			5.0	1.1		ns
1PWH	Clock Pulse Width	HIGH		5.0	3.5		កទ
^t PWL		LOW	CL = 50pF	5.0	3.0		ns
1PWL	Clear (CLA - LOW) Pulse Width			5.0	4.0		ns
tzH			C _L = 300pF			17	ns
tzL	Output Enable Time OE L to Yi		0L - 300bi			21	ns
^t zн			C _L = 50pF		11.5	12	r18
tzi					11.0	12	ns
thz			CL = 50pF			9	ns
tLZ	Output Disable Time OE _ to Y;					9	r15
tнz			C _L = 5pF		5.2	B	пs
4LZ			OL - SPF		5.5	8	ns

Note: 4. See test circuit and waveforms.

8

Am29821 - 26

Am29821 – 26

		Test Conditions	COMM	ERCIAL	MILI	TARY	
arameters	Description	(Note 4)	Min	Max	Min	Max	Units
าเห		0 - 50-5	3.5	10	3.5	10	ns
ΆHL	Propagation Delay Clock to Yi	CL = 50pF	3.5	12	3.5	12	ns
чLH	(OE = LOW)	CL = 300pF		16		16	ពទ
2HL				20		20	ns
3	Data to CP Setup Time		4		4		ns
1	Data to CP Hold Time		2		2	L	ns
6	Enable (EN L) to CP Setup Time		4		4		ns
3	Enable (EN _) to CP Setup Time	C _L = 50pF	4		4		ns
4	Enable (EN) Hold Time		2		2		ns
HL	Propagation Delay, Clear to Y,			20		20	ns
;	Clear Recovery (CLR L) Time		7		7		ns
WH_	Clock Pulse Width HIGH		7		7		ns
<u>wl.</u>	LOW		7		7		ns
WL.	Clear (CLR = LOW) Pulse Width		7		7		ns
<u>"H</u>	_	C _L = 300pF		20		22	ns
<u></u>	Output Enable Time OE L to Y,			23		25	ns
н	_	CL = 50pF		14		15	ns
<u>2L</u>				14 16		15 18	ns ns
12 Z		C _L = 50pF		10		12	ns
	Output Disable Time OE to Yi		1			10	08
HZ LZ Note: 4. See test	circuit and waveforms.	CL = 5pF		9		10	<u>ns</u>
HZ LZ Note: 4. See test	circuit and waveforms.	IING WAVEFORMS	ABLE AN	9	BLE TII Disab	10 MES	-
12 _Z lote: 4. See test	circuit and waveforms.	IING WAVEFORMS EN/ E CONTROL - CONTROL - NORMALLY LOW	ABLE AN	9 9 0 DISA		10 MES	v
12 Iote: 4. See test SET U OATA - INPUT - TIMING - INPUT - TIMING - INPUT -	SWITCH	IING WAVEFORMS		9 9 9 D DISAI	Disab	10 MES le 3v 15v 0v 15v 0v 15v 0v 15v 0v 15v 0v 15v 0v 15v 0v 15v 0v 15v 0v 15v 0v 15v 0v 15v 0v 15v 0v 15v 0v 15v 0v	v v 20

