

## N-Channel 100-V (D-S) MOSFET

PRODUCT SUMMARY					
V <sub>(BR)DSS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A)			
100	0.100 at V <sub>GS</sub> = 10 V	20			

#### **FEATURES**


- TrenchFET® Power MOSFET
- 175 °C Junction Temperature
- Low Thermal Resistance Package
- 100 % R<sub>g</sub> Tested



#### **APPLICATIONS**

• Isolated DC/DC Converters





N-Channel MOSFET

<b>ABSOLUTE MAXIMUM RATINGS</b>	T <sub>C</sub> = 25 °C, unless oth	erwise noted		
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage		V <sub>DS</sub>	100	V
Gate-Source Voltage		V <sub>GS</sub>	± 20	V
Continuous Drain Current (T <sub>J</sub> = 175 °C)	T <sub>C</sub> = 25 °C	I-	20	
	T <sub>C</sub> = 125 °C	l <sub>D</sub>	16	] <sub>A</sub>
Pulsed Drain Current	I <sub>DM</sub>	70	A .	
Avalanche Current L = 0.1 mH		I <sub>AS</sub>	20	
Single Pulse Avalanche Energy <sup>b</sup>		E <sub>AS</sub>	200	mJ
Mariana Barra Birair di ah	T <sub>C</sub> = 25 °C	В	105	10/
Maximum Power Dissipation <sup>b</sup>	T <sub>A</sub> = 25 °C <sup>d</sup>	P <sub>D</sub>	3.75	W
Operating Junction and Storage Temperature Ra	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 175	°C	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Limit	Unit	
Junction-to-Ambient	PCB Mount (TO-263) <sup>d</sup>	R <sub>thJA</sub>	40	°C/W	
Junction-to-Case (Drain)		R <sub>thJC</sub>	0.4	C/VV	

#### Notes:

- a. Package limited.
- b. Duty cycle  $\leq$  1 %.
- c. See SOA curve for voltage derating.
- d. When Mounted on 1" square PCB (FR-4 material).



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{DS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	100			V	
Gate-Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1		3		
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
		V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V			1		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C			50	μΑ	
		V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 175 °C			250		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	120			Α	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A		0.100			
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A, T <sub>J</sub> = 125 °C		0.110		Ω	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A, T <sub>J</sub> = 175 °C		0.120			
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 20 A	25			S	
Dynamic <sup>b</sup>							
Input Capacitance	C <sub>iss</sub>			950		pF	
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$		280			
Reverse Transfer Capacitance	C <sub>rss</sub>			110			
Total Gate Charge <sup>c</sup>	Qg				28		
Gate-Source Charge <sup>c</sup>	$Q_{gs}$	$V_{DS} = 100 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 65 \text{ A}$			4.8	nC	
Gate-Drain Charge <sup>c</sup>	Q <sub>gd</sub>				15		
Gate Resistance	R <sub>g</sub>		0.5	1.7	3.3	Ω	
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>			8			
Rise Time <sup>c</sup>	t <sub>r</sub>	$V_{DD} = 100 \text{ V}, R_{L} = 1.5 \Omega$		120		ns	
Turn-Off Delay Time <sup>c</sup>	t <sub>d(off)</sub>	$I_D \cong 65 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 2.5 \Omega$		25			
Fall Time <sup>c</sup>	t <sub>f</sub>			50			
Source-Drain Diode Ratings and Cha	aracteristics 7	T <sub>C</sub> = 25 °C <sup>b</sup>					
Continuous Current	I <sub>S</sub>				65	^	
Pulsed Current	I <sub>SM</sub>				140	Α	
Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>F</sub> = 65 A, V <sub>GS</sub> = 0 V		1.0	1.5	V	
Reverse Recovery Time	t <sub>rr</sub>			130	200	ns	
Peak Reverse Recovery Current	I <sub>RM(REC)</sub>	I <sub>F</sub> = 50 A, di/dt = 100 A/μs		8	12	Α	
Reverse Recovery Charge	Q <sub>rr</sub>			0.52	1.2	μС	


#### Notes:

- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.
- c. Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




On-Resistance vs. Junction Temperature



**Avalanche Current vs. Time** 




Source-Drain Diode Forward Voltage




Drain Source Breakdown vs. Junction Temperature






Maximum Avalanche and Drain Current
vs. Case Temperature




Safe Operating Area





Normalized Thermal Transient Impedance, Junction-to-Case



## **TO-263AB (HIGH VOLTAGE)**







		D1 4
	1	4

	MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D1	6.86	-	0.270	-
Е	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	-
е	2.54 BSC		0.100 BSC	
Н	14.61	15.88	0.575	0.625
L	1.78	2.79	0.070	0.110
L1	-	1.65	-	0.066
L2	-	1.78	-	0.070
L3	0.25 BSC		0.010	BSC
L4	4.78	5.28	0.188	0.208

ECN: S-82110-Rev. A, 15-Sep-08


DWG: 5970

#### Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.



## RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)



# **Disclaimer**

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

## **Material Category Policy**

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be RoHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.