



## Lead Free Package and Finish

## **Applications:**

- Switch Mode Power Supply(SMPS)
- Uninterruptible Power Supply(UPS)
- Power Factor Correction (PFC)


| Features:  |
|------------|
| ı catulcə. |

- · Fast switching speed
- 100% avalanche tested
- · Improved dv/dt capability

# Ordering Information

| Part Number | art Number Package |         |
|-------------|--------------------|---------|
| RS9N65D     | TO-252             | RS9N65D |





Not to Scale

## Absolute Maximun Ratings Tc=25 unless otherwise specified

| Symbol      | Parameter   | RS9N65D    | Units |
|-------------|---|------------|-------|
| VDSS        | Drain-to-Source Voltage   | 650        | V     |
| ID          | Continuous Drain Current  | 9          | A     |
| IDM         | Pulsed Drain Current (Note*1)   | 36         |       |
| PD          | Power Dissipation   | 170        | W     |
| VGS         | Gate-to-Source Voltage  | ±30        | V     |
| EAS         | Single Pulse Avalanche Engergy<br>L=10mH VDD=50V RG=25Ω TJ=25               | 215        | mJ    |
| IAS         | Avalanche Current (Note*1)  | 6.2        | А     |
| Ear         | Repetitive Avalanche Energy (Note*1)  | 0.84       | mJ    |
|             | Maximum Temperature for Soldering   |            |       |
| TL<br>TPKG  | Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds | 300<br>260 |       |
| TJ and TSTG | Operating Junction and Storage Temperature Range                            | -55 to 150 |       |

<sup>\*</sup> Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

#### Thermal Resistance

| Symbol | Parameter             | RS9N65D | Units | Test Conditions   |
|--------|-----------------------|---------|-------|---|
| RθJC   | Junction-to-Case      | 0.7     | / w   | Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of +150 |
| RθJA   | Junction- to- Ambient | 62.5    |       | 1 cubic foot chamber, free air.   |



## OFF Characteristics TJ=250 unless otherwise specified

| Symbol | Parameter                         | Min. | Тур. | Max.  | Units | Test Conditions  |
|--------|-----------------------------------|------|------|-------|-------|------------------|
| BVDSS  | Drain-to-source Breakdown Voltage | 650  |      |       | V     | Vgs=0V,ID=250µA  |
| IDSS   | Drain-to-Source Leakage Current   |      |      | 1.0   | μA    | VDS=650V,VGS=0V  |
| loco   | Gate-to-Source Forward Leakage    |      |      | 100   | - A   | Vgs=30V ,Vps=0V  |
| Igss   | Gate-to-Source Reverse Leakage    |      |      | - 100 | nA    | VGS=-30V ,VDS=0V |

# ON Characteristics TJ=25C unless otherwise specified

| Symbol  | Parameter                                     | Min. | Тур. | Max. | Units | Test Conditions  |
|---------|---|------|------|------|-------|------------------|
| RDS(on) | Static Drain-to-Source On-Resistance (Note*2) | -    | 0.95 | 1.05 | Ω     | Vgs=10V,ID=4.5A  |
| Vgs(TH) | Gate Threshold Voltage                        | 3.0  |      | 4.0  | V     | Vgs=Vps,Ip=250µA |

## Resistive Switching Characteristics Essentially independent of operating temperature

| Symbol  | Parameter           | Min. | Тур. | Max. | Units | Test Conditions |
|---------|---------------------|------|------|------|-------|-----------------|
| td(ON)  | Turn-on Delay Time  |      | 43   |      |       |                 |
| trise   | Rise Time           |      | 16.5 |      | nS    | VDS=325V        |
| td(OFF) | Turn-OFF Delay Time |      | 125  |      | 113   | ID=9A<br>RG=25Ω |
| tfall   | Fall Time           |      | 37   |      |       | NG-2312         |

## Dynamic Characteristics Essentially independent of operating temperature

| Symbol | Parameter                      | Min. | Тур. | Max. | Units | Test Conditions |
|--------|--------------------------------|------|------|------|-------|-----------------|
| Ciss   | Input Capacitance              |      | 1246 |      |       | Vgs=0V          |
| Coss   | Output Capacitance             |      | 104  |      | pF    | Vps=25V         |
| Crss   | Reverse Transfer Capacitance   |      | 0.5  |      |       | f=1.0MHz        |
| Qg     | Total Gate Charge              |      | 22   |      |       | Vps=520V        |
| Qgs    | Gate-to-Source Charge          |      | 6    |      | nC    | ID=9A           |
| Qgd    | Gate-to-Drain("Miller") Charge |      | 8    |      |       | Vgs=10V         |



#### Source-Drain Diode Characteristics


| Symbol | Parameter                 | Min. | Тур. | Max. | Units | Test Conditions     |
|--------|---------------------------|------|------|------|-------|---------------------|
| Is     | Continuous Source Current |      |      | 9    | Α     | Integral pn-diode   |
| Isм    | Maximum Pulsed Current    |      |      | 36   | Α     | in MOSFET           |
| VsD    | Diode Forward Voltage     |      |      | 1.4  | V     | Is=5A,VGS=0V        |
| trr    | Reverse Recovery Time     |      | 360  |      | nS    | Vgs=0V              |
| Qrr    | Reverse Recovery Charge   |      | 3.9  |      | μC    | Is=9A,di/dt=100A/μs |

#### Notes:

## **Typical Feature curve**

Figure 1. Output Characteristics ( $T_J = 25^{\circ}C$ ) 12 20V 10 10V I<sub>D</sub>, Drain Current (A) 8V **7V** 8 6V 5V 6 4 2 0 6 8 10 12 14 16 18 V<sub>DS</sub>, Drain-to-Source Voltage (V)

Figure 2. Body Diode Forward Voltage



Copyright Reasunos

http://www.reasunos.com

<sup>\*1.</sup> Repetitive rating; pulse width limited by maximum junction temperature.

<sup>\*2.</sup> Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 1%








Figure 4. BV<sub>DSS</sub> Variation vs. Temperature

1.2  $V_{GS} = 0V$   $I_D = 250 \,\mu\text{A}$ 1.1


0.9

-50  $V_{DSS} = 0V$   $V_{DSS}$ 













Figure 9. Transient Thermal Impedance





# **Test Circuits and Waveforms**




Figure A.
Gate Charge Test Circuit

Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit





Figure D. Resistive Switching Waveforms




## **Test Circuits and Waveforms**





 $di/dt = 100A/\mu A$   $\downarrow \qquad \qquad \downarrow \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \downarrow \qquad \qquad \downarrow \qquad \qquad \downarrow \qquad \qquad$ 

Figure E.Diode Reverse Recovery
Test Circuit

Figure F.Diode Reverse Recovery Waveform









 $E_{AS} = \frac{I_{AS}^2L}{2}$ 


Figure H.Unclamped Inductive Switching Waveforms


# Package outline drawing

Unit:mm









| Symbol | Min         | Non      | Max   |  |  |  |  |
|--------|-------------|----------|-------|--|--|--|--|
| A1     | 5. 22       | 5. 32    | 5. 42 |  |  |  |  |
| A2     | 6. 55       | 6.60     | 6.65  |  |  |  |  |
| В      | 7.05        | 7. 10    | 7. 15 |  |  |  |  |
| C1     | 0.70        | 0.80     | 0.90  |  |  |  |  |
| C2     | 9.70        | 9. 90    | 10.10 |  |  |  |  |
| D      | 1.00 REF.   |          |       |  |  |  |  |
| Е      | 0.76 REF.   |          |       |  |  |  |  |
| F      | 2. 286 REF. |          |       |  |  |  |  |
| G      | 4. 572 REF. |          |       |  |  |  |  |
| J      | 0.95        | 1.00     | 1.05  |  |  |  |  |
| K      | 6.05        | 6. 10    | 6. 15 |  |  |  |  |
| L      |             | 0.508 RE | F.    |  |  |  |  |
| L1     | 2.65        | 2. 80    | 2. 95 |  |  |  |  |
| М      | 7° REF.     |          |       |  |  |  |  |
| N      | 0. 508 REF. |          |       |  |  |  |  |
| 0      | 0.96        | 1.01     | 1.06  |  |  |  |  |
| P      | 2. 25       | 2. 30    | 2. 35 |  |  |  |  |
| Q      | 0.00        | 0. 05    | 0. 10 |  |  |  |  |



#### Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

#### **Life Support Policy:**

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

#### As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a.are intended for surgical implant into the human body,
  - b.support or sustain life,
  - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.