**V**DSS

135V





ID 174A

## Lead Free Package and Finish

### **Applications:**

- •DC-DC converter
- Portable Equipment
- Power management

#### Features:

- •Low Reverse transfer capacitances
- · Fast switching speed
- Low Gate Charge and RDS(on)

# Ordering Information

Part Number	Package	Marking
RS135N170T	TO-220	RS135N170T



TO-220

RDS(ON)(Typ)

 $3.0 m\Omega$ 

Not to Scale

### Absolute Maximun Ratings Tc=25 unless otherwise specified

Symbol	Parameter	RS135N170T	Units
VDSS	Drain-to-Source Voltage	135	V
ID.	Continuous Drain Current TC = 25 °C	174	
ID	Continuous Drain Current TC = 100 °C	105	А
IDM	Pulsed Drain Current	640	
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy L=0.5mH VDD=70V RG=25ΩTJ=25	1225	mJ
IAR	Single pulse avalanche current	70	А
PD	Total Power Dissipation @ TC=25	250	W
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

<sup>\*</sup> Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

#### Thermal Resistance

Symbol	Parameter	RS135N170T	Units	Test Conditions
RθJC	Junction-to-Case	0.5	/ W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of +150
RθJA	Junction- to- Ambient	60		1 cubic foot chamber, free air.



# OFF Characteristics TJ=250 unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	135			V	Vgs=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1.0	μA	VDS=135V,VGS=0V
Igss	Gate-to-Source Forward Leakage			100	nA	Vgs=20V ,Vps=0V
	Gate-to-Source Reverse Leakage			- 100		VGS=-20V ,VDS=0V

# ON Characteristics TJ=25C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance (Note*2)		3.0	3.6	mΩ	Vgs=10V,ID=20A
Vgs(TH)	Gate Threshold Voltage	2.5		3.5	V	Vgs=Vps,Ip=250µA

# Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		25		nS	VDS=70V ID=20A VGS=10V RG=5Ω
trise	Rise Time		33			
td(OFF)	Turn-OFF Delay Time		95			
tfall	Fall Time		75			

### Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		8362			Vgs=0V
Coss	Output Capacitance		863		pF	Vps=70V
Crss	Reverse Transfer Capacitance		14.2			f=1.0MHz
Qg	Total Gate Charge		138			Vps=70V
Qgs	Gate-to-Source Charge		34		nC	ID=20A VGS=10V
Qgd	Gate-to-Drain("Miller") Charge		32			

Copyright Reasunos http://www.reasunos.com REV:A0 AUG.2022 Page 2 of 9





### Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current			174	Α	Integral pn-diode
ISM	Maximum Pulsed Current		-	640	Α	in MOSFET
VsD	Diode Forward Voltage			1.2	V	Is=20A,VGS=0V
trr	Reverse Recovery Time		130		nS	Vgs=0V
Qrr	Reverse Recovery Charge		500		nC	Is=20A,di/dt=100A/μs

#### Notes:

### **Typical Feature curve**






Copyright Reasunos http://www.reasunos.com REV:A0 AUG.2022 Page 3 of 9

<sup>\*1.</sup> Repetitive rating; pulse width limited by maximum junction temperature.


<sup>\*2.</sup> Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 1%




Typ. transfer characteristics  $I_D {=} f(V_{GS}) \label{eq:loss}$ 




 $\begin{array}{l} \textbf{Drain-source on-state resistance} \\ \textbf{R}_{DS(on)} \text{=} f(\textbf{T}_j \text{ ); } \textbf{I}_D \text{=} 80 \text{A; } \textbf{V}_{GS} \text{=} 10 \text{V} \end{array}$ 




Typ. gate charge  $V_{GS}=f(Q_{gate})$ ;  $I_D=20A$ 




Typ. forward transconductance  $g_{fs} {=} f(I_D)$ 




Typ. capacitances  $C = f(V_{DS}); V_{GS} = 0V; f = 1MHz$ 





 $\begin{aligned} \textbf{Drain-source breakdown voltage} \\ V_{BR(DSS)} = & f(T_i); \ I_D = & 250uA \end{aligned}$ 











### **Test Circuits and Waveforms**




Figure A.
Gate Charge Test Circuit

Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit




Figure D. Resistive Switching Waveforms



## **Test Circuits and Waveforms**




Figure E.Diode Reverse Recovery
Test Circuit




Figure F.Diode Reverse Recovery Waveform





Figure G.Unclamped Inductive Switching Test Circuit





$$E_{AS} = \frac{I_{AS}^2L}{2}$$

Figure H.Unclamped Inductive Switching Waveforms


# Package outline drawing

TO-220





COMMON DIMENIONS





Unit:mm



#### **Disclaimers:**

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

#### **Life Support Policy:**

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

#### As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a.are intended for surgical implant into the human body,
  - b.support or sustain life,
  - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

REV: AO AUG. 2022