

High Performance Low Cost Off-line PWM Power Switch

FEATURES

- Integrated with 650V Power MOSFET and HV Startup Circuit
- Optimize Audible Noise, Improve System Stability
- Multi-Mode Control with Audio Noise Free Operation
- Supports Buck and Buck-Boost Topologies
- Default 12V Output with FB floated
- Less than 50mW Standby Power
- Green Mode Operation for High Efficiency
- Good Line and Load Regulation
- Built-in Soft Start
- Build in Protections:
 - Over Load Protection (OLP)
 - Cycle-by-Cycle Current Limiting (OCP)
 - Output OVP
 - VDD OVP, UVLO & Clamp
- Available with SOP-8 and DIP-8 Package

GENERAL DESCRIPTION

KP321XB family is a high performance Switch Mode Power Supply Switcher for low power off-line application with minimum components in typical buck solution. This family has built-in high break down voltage MOSFET to withstand high surge input.


Unlike conventional PWM control, there's no fixed internal clock in KP321XB family to trigger the GATE driver, the switching frequency is changed according to the load condition. The multi-mode PWM control is integrated to simplify circuit design and achieve good line and load regulation without audio noise generated. The peak current limit changes according to the real load condition for low standby power in no load.


KP321XB integrates functions and protections of Under Voltage Lockout (UVLO), Cycle-by-cycle Current Limiting (OCP), Output OVP, On-chip Thermal Shutdown, Over Load Protection (OLP), VDD OVP with Auto Recovery Mode Protection, etc.

APPLICATIONS

- Small Home Appliance
- Industry Controls

TYPICAL APPLICATION CIRCUIT







Pin Configuration



Typical Output Power Table

Part Number	Package	R _{dson}	Vo	Load Current @85-265Vac, BUCK
KP321ABSG	SOP-8	15Ω	>2V	lo<250mA
KP3210BSG	SOP-8	9.5Ω	>2V	200mA <lo<400ma< td=""></lo<400ma<>
KP3211BSG	SOP-8	4Ω	>2V	350mA <lo<700ma< td=""></lo<700ma<>
KP3210BDP	DIP-8	9.5Ω	>2V	200mA <lo<400ma< td=""></lo<400ma<>
KP3211BDP	DIP-8	4Ω	>2V	350mA <lo<700ma< td=""></lo<700ma<>
KP3212BDP	DIP-8	2.1Ω	>2V	650mA <lo<900ma< td=""></lo<900ma<>

Note:

- 1. Default for Buck Converter Application
- 2. The practical output power is determined by the output voltage and thermal condition

Pin Description


Pin Number (SOP8)	Pin Number (DIP8)	Pin Name	I/O	Description
1	3	VDD	Р	The power supply and the output voltage feedback pin. For the normal operation, a capacitor with 1µF is recommended to connect to this pin
2	1	GND	Р	The ground reference for the IC
3	4	FB	I	Feedback Input. Left open for default 12V output
4	2	CS	I	Current Sensing Input
5,6,7,8	6,7,8	Drain	Р	The Power MOSFET Drain
/	5	NC		No Function Pin and Left Floating in Application



Ordering Information

Part Number	Description				
KP321ABSGA, KP3210BSGA, KP3211BSGA	SOP-8, Halogen free in T&R, 4000 Pcs/Reel				
KP3210BSDP, KP3211BDP, KP3212BDP	DIP-8, Pb free, 50 Pcs/Tube				

Block Diagram





Absolute Maximum Ratings (Note 1)

Parameter	Value	Unit
Drain Pin Voltage Range	-0.3 to 650	V
VDD DC Supply Voltage	30	V
VDD DC Clamp Current	10	mA
FB, CS Voltage Range	-0.3 to 7	V
Package Thermal Resistance – Junction to Ambient (SOP-8)	165	°C/W
Package Thermal Resistance – Junction to Ambient (DIP-8)	105	°C/W
Maximum Junction Temperature	150	°C
Storage Temperature Range	-65 to 150	°C
Lead Temperature (Soldering, 10sec.)	260	°C
ESD Capability, HBM (Human Body Model)	3	kV

Recommended Operation Conditions

Parameter	Value	Unit
Operating Junction Temperature	-40 to 85	°C
Operation Switching Frequency	40 to 60	kHz

Electrical Characteristics (Ta = 25° C, If Not Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
High Voltage	High Voltage Startup Section (HV Pin)					
I _{HV}	HV Charging Current	Drain=650V, VDD=0V	1	2		mA
IHV_leakage	HV Leakage Current	Drain=650V, VDD=12V			10	μΑ
Supply Volta	age Section (VDD Pin)					
V _{DD_ON}	VDD Under Voltage Lockout Exit			7.5		V
V _{DD_OFF}	VDD Under Voltage Lockout Enter			7.0		V
V _{DD_Reg1}	VDD Regulation Voltage	FB is floating	12.4	12.6	12.8	V
IVDD_st	Start-up Current	No switching		100	300	μΑ
I _{VDD_Op}	Operation Current	Fsw=60kHz		800		μΑ
I _{VDD_Q}	Quiescent Current			200		μΑ
V _{DD_OVP}	VDD OVP Threshold			28		V
V _{DD_Clamp}	VDD Clamp Votage	IVDD=10mA		30		V
Feedback Section (FB Pin)						



High Performance Low Cost Off-line PWM Power Switch


	[
V _{FB_REF}	Internal Error Amplifier (EA) Reference Input		1.97	2.0	2.03	V	
V _{FB_OVP}	Output Over Voltage Protection (Output OVP) Threshold			2.4		V	
V _{FB_OLP}	Output Over Load Protection (Output OLP) Threshold			1.7		V	
T _{D_OLP}	Over Loading Debounce Time			120		ms	
Current Sen	se Input Section (CS Pin)					0	
T _{LEB}	Leading Edge Blanking Time			350		ns	
T _{D_OCP}	Over Current Detection and Control Delay			100		ns	
V _{IPK}	Normal Peak Current Limit		0.50	0.55	0.60	V	
VAOCP	Abnormal Over Current Protection Threshold		3	0.9		V	
Timer Section	on						
T _{OFF_min_norm}	Normal Minimum OFF time	C	14.5	16	17.5	μs	
T _{OFF_max_nom}	Nominal Maximum OFF Time			1.4		ms	
Toff_max_fdR	Maximum OFF Time in Fast Dynamic Response Mode			420		μs	
T _{ON_max}	Maximum ON Time	60		12		μs	
T _{ss}	Internal Soft Start Time			3		ms	
T _{Auto_Recovery}	Protection Auto Recovery Debounce Time	5		1.2		s	
On-Chip The	ermal Shutdown						
Tsp	Thermal Shutdown Trigger Point	(Note 2)		150		°C	
Power MOSI	Power MOSFET Section (Drain Pin)						
V _{BR}	Power MOSFET Drain Source Breakdown Voltage		650			V	
		KP321AB		15		Ω	
D	Static Drain-Source On	KP3210B		9.5		Ω	
R _{dson}	Resistance	KP3211B		4		Ω	
		KP3212B		2.1		Ω	


Note 1. Stresses listed as the above "Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to maximum rating conditions for extended periods may remain possibility to affect device reliability.


Note 2. Guaranteed by design.





Characterization Plots













Operation Description

KP321XB family integrates a high voltage power MOSFET switch and a multi-mode PWM controller. It is optimized for off-line non-isolated buck or buck-boost applications in small home appliances and linear regulator replacement. The IC utilizes the multi-mode PWM control to regulate output with high precision and lowest components count.

Very Low Operation Current

The standby operating current in KP321XB is as small as 200µA (typical). The small operating current results in higher efficiency and reduces the VCC hold-up capacitance requirement.

High Voltage Start-Up Operation with Less than 50mW Standby Power

In KP321XB, a 650V high voltage startup cell is integrated. During startup, the internal startup circuit is enabled and a HV current source charges the VDD hold up capacitor Cvdd through Drain pin, as shown in "Block Diagram". When VDD reaches UVLO turn-on voltage (7.5V typical), the IC begins switching and the IC current consumed increased to 0.8mA (typical). The VDD is charged by the output through the feedback diode in steady state, which result in less than 50Mw standby power with the combination of high voltage startup cell.

Current Limit and Leading Edge Blanking


There's a programmable current limit for current sensing voltage from CS Pin, which is changed according to the system switching frequency. When the sampled voltage exceeds the internal threshold, the power MOSFET is turned off for the remainder of that cycle. An internal leading edge blanking circuit is built in. During this blanking period (300ns, typical), the cycle-by-cycle current

limiting comparator is disabled and cannot switch off the GATE driver.

Multi-Mode PWM Control

To meet the tight requirement of averaged system efficiency and no load power consumption, a hybrid of frequency modulation (FM) and amplitude modulation (AM) is adopted in KP321XB which is shown in the Fig 1.

Around the full load, the system operates in FM mode. When normal to light load conditions, the IC operates in FM+AM mode to achieve excellent regulation and high efficiency. When the system is near zero loading, the IC operates in FM again for standby power reduction. In this way, the no-load consumption can be less than 50mW.



Soft Start

KP321XB features an internal 4ms (typical) soft start that slowly increases the switching frequency during startup sequence. Every restart attempt is followed by the soft start activation.

Output Over Voltage Protection (OVP)

In KP321XB, if the sampled FB voltage is larger than 2.4V and lasts for three continuous PWM cycles, the IC will enter into Output Over Voltage Protection (Output OVP) mode, in which auto recovery mode will be followed.



Over Load Protection (OLP) / Short Load Protection (SLP)

If over load or short load condition occurs, the output and the feedback voltage drop down to be lower than V_{FB_OLP} . If this fault is present for more than 120ms (typical), the protection will be triggered, the IC will experience an auto-restart mode (as mentioned below).

Abnormal Over Current Protection (AOCP)

When in heavy load or output short condition, the inductor current may be increased too large. To avoid system components damaged, there's a abnormal over current limit (typically 0.9V) for CS Pin. When the CS voltage is larger than this threshold, the internal power MOSFET is turned off immediately and is to be turned on again after 128µs.

On Chip Thermal Shutdown

KP321XB integrates thermal shutdown function. When the IC junction temperature is higher than 150 °C, IC shuts down and enters into auto-restart mode (as mentioned below).

Enhanced Dynamic Response

In KP321XB, the dynamic response performance is optimized to reduce output drop in load transient.

Audio Noise Free Operation

In KP321XB, the optimized combination of frequency modulation and CS peak voltage modulation algorithm can provide audio noise free operation from full loading to zero loading.

VDD Over Voltage Protection (OVP) and Zener Clamp

When VDD voltage higher than V_{DD_OVP} (typically 28V), the IC will stop switching. This will cause VDD fall down to be lower than V_{DD_OFF} (typically 7V) and then the system will restart up again. An internal 30V (typical) zener clamp is integrated to prevent the IC from damage.

Protections with Auto-Restart

In the event of protections, the IC enters into autorestart and an internal timer begins counting, wherein the power MOSFET is disabled. When 1.2s had been counted, the IC will reset and start up the system again. However, if the fault still exists, the system will experience the above mentioned process.

Soft Totem-Pole Gate Driver

KP321XB has a soft totem-pole gate driver with optimized EMI performance.

PCB Layout Guide

Good PCB layout is very important to KP321XB's operation, which helps to improve system reliability, EMI and thermal performance. Follow below guidelines to optimize performance.

(1) Power Loop Routing:

As shown in fig.2, minimize the power loop area of ① and ② as small as possible. Power loop ① is formed by input capacitor – IC – inductor – output capacitor. Power loop ② is formed by inductor – output capacitor – freewheeling diode. Make sure these two loop area reduce to its minimum.






Fig.2

(2) Feedback Routing:

As shown in fig.3, the feedback loop 3 is formed by inductor - feedback diode - FB divided resistor//FB capacitor - IC. This loop is most important to system operation. Make sure these guidelines below been checked when layout: a) Put the feedback loop out of the main power loop 1 and 2, and minimize this loop area as small as possible; b) Do not route FB pin line too long, and do not route this line beneath the IC, or system may not operation normally; c) Put the components (FB divided resistor and FB capacitor) of this loop close to IC as much as possible, and far away from the power inductor; d) Place the output feedback point at the positive of the output capacitor, and do not route this line beneath the power inductor or freewheeling diode in case high-frequency noise coupled; e) Make sure signal ground of FB line and IC are connected first, then connect to power ground of inductor through a single point.




Fig.3

(3) Additional Notes:


a) When π filter circuit is added after the bridge, make sure power inductor far away from the π filter inductor; b) Connect the drain pin of KP321XB to a large cooper area to improve thermal performance if possible.





Package Dimension






Symbol	Dimensions In Millimeters		Dimensions In Inches			
	Min	Max	Min	Max		
А	1.350	1.750	0.053	0.069		
A1	0.100	0.250	0.004	0.010		
A2	1.350	1.550	0.053	0.061		
b	0.330	0.510	0.013	0.020		
С	0.170	0.250	0.006	0.010		
D	4.700	5.100	0.185	0.200		
E	3.800	4.000	0.150	0.157		
E1	5.800	6.200	0.228	0.244		
е	1.270 (BSC)		0.050	(BSC)		
L	0.400	1.270	0.016	0.050		
θ	00	8°	0°	80		



Package Dimension (Continued)

DIP-8



Cumbal	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	3.710	4.310	0.146	0.170	
A1	0.510	3	0.020		
A2	3.200	3.600	0.126	0.142	
В	0.380	0.570	0.015	0.022	
B1	1.524 (BSC)		0.060 (BSC)		
С	0.204	0.360	0.008	0.014	
D	9.000	9.400	0.354	0.370	
E	6.200	6.600	0.244	0.260	
E1	7.320	7.920	0.288	0.312	
e	2.540 (BSC)		0.100	(BSC)	
L	3.000	3.600	0.118	0.142	
E2	8.400	9.000	0.331	0.354	

Disclaimer

Information that is provided by Kiwi Instruments Corporation("Kiwi") is believed to be accurate and reliable. Kiwi reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Kiwi's products into any application. No legal responsibility for any said applications is assumed by Kiwi.