



## Description:

This Dual P-Channel MOSFET uses advanced trench technology and design to provide excellent  $R_{DS(on)}$  with low gate charge.

It can be used in a wide variety of applications.

## Features:

- 1)  $V_{DS}=-30V, I_D=-5.1A, R_{DS(ON)}<55m\Omega @ V_{GS}=10V$
- 2) Low gate charge.
- 3) Green device available.
- 4) Advanced high cell density trench technology for ultra  $R_{DS(ON)}$ .
- 5) Excellent package for good heat dissipation.



## Absolute Maximum Ratings: ( $T_c=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Ratings	Units
$V_{DS}$	Drain-Source Voltage	-30	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$	Continuous Drain Current <sup>1</sup>	-5.1	A
	Continuous Drain Current- $T_C=100^\circ C$	---	
	Pulsed Drain Current <sup>2</sup>	-20	
$E_{AS}$	Single Pulse Avalanche Energy <sup>3</sup>	---	mJ
$P_D$	Power Dissipation <sup>4</sup>	2.5	W
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55 to +150	$^\circ C$

## Thermal Characteristics:

Symbol	Parameter	Max	Units
$R_{eJC}$	Thermal Resistance,Junction to Case <sup>1</sup>	---	$^\circ C/W$
$R_{eJA}$	Thermal Resistance,Junction to Ambient <sup>1</sup>	50	


Electrical Characteristics: ( $T_C=25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=-0\text{V}, I_D=250\ \mu\text{A}$	-30	-33	---	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=-24\text{V}$	---	---	-1	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{A}$	---	---	$\pm 100$	nA
<b>On Characteristics</b>						
$V_{\text{GS}(\text{th})}$	GATE-Source Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}, I_D=250\ \mu\text{A}$	-1.	-1.6	-3	V
$R_{\text{DS}(\text{ON})}$	Drain-Source On Resistance <sup>2</sup>	$V_{\text{GS}}=-10\text{V}, I_D=-5.1\text{A}$	---	43	55	$\text{m}\ \Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_D=-4.2\text{A}$	---	62	90	
$G_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}}=-15\text{V}, I_D=-4.5\text{A}$	4	7	---	S
<b>Dynamic Characteristics</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=-15\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	---	520	---	$\text{pF}$
$C_{\text{oss}}$	Output Capacitance		---	130	---	
$C_{\text{rss}}$	Reverse Transfer Capacitance		---	70	---	
<b>Switching Characteristics</b>						
$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=-15\text{V}, I_D=-1\text{A}, R_{\text{GEN}}=6\ \Omega, V_{\text{GS}}=-10\text{V}$	---	7	---	ns
$t_r$	Rise Time		---	13	---	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		---	14	---	ns
$t_f$	Fall Time		---	9	---	ns
$Q_g$	Total Gate Charge	$V_{\text{GS}}=-10\text{V}, V_{\text{DS}}=-15\text{V}, I_D=-5.1\text{A}$	---	11	---	nC
$Q_{\text{gs}}$	Gate-Source Charge		---	2.2	---	nC
$Q_{\text{gd}}$	Gate-Drain "Miller" Charge		---	3	---	nC
<b>Drain-Source Diode Characteristics</b>						
$V_{\text{SD}}$	Source-Drain Diode Forward Voltage <sup>2</sup>	$V_{\text{GS}}=0\text{V}, I_S=-5.1\text{A}$	---	---	-1.2	V


**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production


**Typical Characteristics:** ( $T_c=25^\circ C$  unless otherwise noted)




**Figure 1:Switching Test Circuit**









**Figure 2:Switching Waveforms**




**Figure 3 Power Dissipation**




**Figure 4 Drain Current**



**Figure 5 Output Characteristics**

**Figure 6 Drain-Source On-Resistance**

**Figure 7 Transfer Characteristics**

**Figure 8 Drain-Source On-Resistance**

**Figure 9 Rdson vs Vgs**

**Figure 10 Capacitance vs Vds**




**Figure 11 Gate Charge**



**Figure 12 Source- Drain Diode Forward**




**Figure 13 Safe Operation Area**




**Figure 14 Normalized Maximum Transient Thermal Impedance**

### SOP8 Package Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	4.800	5.000	0.189	0.197
e	1.270 (BSC)		0.050 (BSC)	
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
L	0.400	1.270	0.016	0.050
$\theta$	0°	8°	0°	8°

### SOP8 Suggested Pad Layout



#### Note:

1. Controlling dimension: in millimeters.
2. General tolerance:  $\pm 0.05\text{mm}$ .
3. The pad layout is for reference purposes only.