

## Low Dropout Regulators

### Description

The SL75B series is a set of three-terminal low power high voltage regulators implemented in CMOS technology. They allow input voltages as high as 36V. They are available with several fixed output voltages ranging from 2.8V to 5.0V. The device features integrated short-circuit and thermal shutdown protection.


### Features

- Low power consumption
- Low voltage drop
- Low temperature coefficient
- High input voltage (up to 36V)
- Quiescent current : 2.0µA
- Output voltage tolerance: ±2%

### Applications

- Battery-Powered Equipment
- Ultra Low Power Microcontrollers
- Security Monitoring Equipment








## **Functional Pin Description**

Pin Name	Pin Function	
NC	NO Connected	
GND	Ground	
VOUT	Output Voltage	
VIN	Power Input Voltage	

### Marking Code Note


Output Voltage	Package	Marking Code
2.8V~5V	SOT-23	75XX
2.8V~5V	SOT-23-3	75XXC
2.8V~5V	SOT-23-5	75XXE
2.8V~5V	SOT-89	75XX

Note . XX : Output Voltage





## **Function Block Diagram**



## **Absolute Maximum Ratings**

Ratings at 25°C ambient temperature unless otherwise specified.

Parameter		Value	Unit
Supply Voltage		-0.3 ~ +40	V
	SOT-23	300	mW
Power Dissipation	SOT-23-3	400	mW
	SOT-23-5	400	mW
	SOT-89	600	mW
Thermal Resistance,Junction-to-Ambient	SOT-23	330	°C/W
	SOT-23-3	380	°C/W
	SOT-23-5	380	°C/W
	SOT-89	180	°C/W
Operating Ambient Temperature		-40 ~ +85	°C
Storage temperature range		-40 ~ +125	°C




### **Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Voltage	V <sub>IN</sub>				36	V
Output Voltage Accuracy	ΔVουτ	I <sub>OUT</sub> =1mA	-2		+2	%
Maximum Output Current	I <sub>OUT(Max)</sub>		-	150		mA
Quiescent Current	lq	I <sub>OUT</sub> =0mA		2	3	μA
Dropout Voltage Note1	VDROP	I <sub>оυт</sub> =100mA		450	600	mV
Line Regulation	$\Delta V_{LINE}$	V <sub>IN</sub> =V <sub>OUT</sub> +2V to 30V I <sub>OUT</sub> =10mA			0.2	%/V
Load Regulation	$\Delta V_{LOAD}$	V <sub>IN</sub> =V <sub>OUT</sub> +2V, 1mA <i<sub>OUT&lt;100mA</i<sub>		25	60	mV

(V\_IN=V\_OUT+2, C\_IN=1  $\mu F,$  C\_OUT=10  $\mu F,$  T\_A=25  $^\circ C$  , unless otherwise noted.)

Note 1. The dropout voltage is defined as  $V_{IN} - V_{OUT}$ , when  $V_{OUT}$  is 98% of the normal value of  $V_{OUT}$ .

## **Typical Application Circuit**





## **Applications Information**

#### Input Capacitor

A 1µF ceramic capacitor is recommended to connect between VIN and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. This input capacitor must be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both VIN and GND.

#### **Output Capacitor**

An output capacitor is required for the stability of the LDO. The recommended minimum output capacitance is  $10\mu$ F, ceramic capacitor is recommended, and temperature characteristics are X7R or X5R. Higher capacitance values help to improve load/line transient response. The output capacitance may be increased to keep low undershoot/overshoot. Place output capacitor as close as possible to V<sub>OUT</sub> and GND pins.

#### Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}$ 

Where  $T_{J(MAX)}$  is the maximum operation junction temperature 125 °C,  $T_A$  is the ambient temperature and the  $R_{\theta JA}$  is the junction to ambient thermal resistance.

The power dissipation definition in device is:


 $\mathsf{P}_\mathsf{D} = (\mathsf{V}_\mathsf{IN} - \mathsf{V}_\mathsf{OUT}) \ge \mathsf{I}_\mathsf{OUT} + \mathsf{V}_\mathsf{IN} \ge \mathsf{I}_\mathsf{Q}$ 


#### Layout Consideration

By placing input and output capacitors on the same side of the PCB as the LDO, and placing them as close as is practical to the package can achieve the best performance. The ground connections for input and output capacitors must be back to the SL75B Series ground pin using as wide and as short of a copper trace as is practical.Connections using long trace lengths, narrow trace widths, and connections through via must be avoided. These add parasitic inductances and resistance that results in worse performance especially during transient conditions.



SOT-23 Dimensions in mm






VIEW C


► 0.55REF


Device	Package	Shipping
SL75B Series	SOT-23	3,000PCS/Reel&7inches



SOT-23-3 Dimensions in mm








Device	Package	Shipping
SL75B Series	SOT-23-3	3,000PCS/Reel&7inches




SOT-89 Dimensions in mm





Device	Package	Shipping
SL75B Series	SOT-89	1,000PCS/Reel&7inches



SOT-23-5 Dimensions in mm







Device	Package	Shipping
SL75B Series	SOT-23-5	3,000PCS/Reel&7inches