

## **650V GaN FET PQFN Series**

## **TP65H070L Series**

Not Recommended for New Design See TP65H070G4LSG for Replacement

#### **Description**

The TP65H070L Series 650V,  $72m\Omega$  Gallium Nitride (GaN) FET are normally-off devices. They combine state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

#### **Related Literature**

- ANOOO3: Printed Circuit Board Layout and Probing
- ANOOO7: Recommendations for Vapor Phase Reflow
- ANO009: Recommended External Circuitry for GaN FETs
- ANOO12: PQFN Tape and Reel Information

### **Ordering Information**

Part Number	Package	Package Configuration
TP65H070LDG-TR	8 x 8mm PQFN	Drain
TP65H070LSG-TR	8 x 8mm PQFN	Source


<sup>\* &</sup>quot;-TR" suffix for tape and reel.Refer to ANO012 for details.






TP65H070LSG







**Cascode Device Structure** 

#### **Features**

- JEDEC qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- · Robust design, defined by
  - Intrinsic lifetime tests
  - Wide gate safety margin
  - Transient over-voltage capability
- Very low Q<sub>RR</sub>
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

### **Benefits**

- Improves efficiency/operation frequencies over Si
- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

### **Applications**

- Datacom
- Broad industrial
- PV inverter
- · Servo motor

Key Specifications			
V <sub>DSS</sub> (V)	650		
V <sub>DSS(TR)</sub> (V)	800		
$R_{DS(on)eff}(m\Omega)\;max^*$	85		
Q <sub>RR</sub> (nC) typ	89		
Q <sub>G</sub> (nC) typ	9.3		

<sup>\*</sup> Dynamic on-resistance; see Figures 17 and 18

## **Absolute Maximum Ratings** (T<sub>c</sub>=25 °C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit
V <sub>DSS</sub>	Drain to source voltage (T <sub>J</sub> = -55°C	C to 150°C)	650	
V <sub>DSS(TR)</sub>	Transient drain to source voltage	1	800	V
V <sub>GSS</sub>	Gate to source voltage		±20	
P <sub>D</sub>	Maximum power dissipation @T <sub>C</sub> =	25°C	96	W
ID	Continuous drain current @Tc=25	°C b	25	A
ID	Continuous drain current @T <sub>C</sub> =100°C b		16	A
I <sub>DM</sub>	Pulsed drain current (pulse width: 10µs)		120	A
(di/dt) <sub>RDMC</sub>	Reverse diode di/dt, repetitive °		1200	A/µs
(di/dt) <sub>RDMT</sub>	Reverse diode di/dt, transient d		2600	A/µs
T <sub>C</sub>	Operating temperature	Case	-55 to +150	°C
TJ	Junction		-55 to +150	°C
Ts	Storage temperature		-55 to +150	°C
T <sub>SOLD</sub>	Reflow soldering temperature e		260	°C

#### Notes:

- a. In off-state, spike duty cycle D<0.01, spike duration <1 $\mu$ s
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. Continuous switching operation
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. Reflow MSL3


### **Thermal Resistance**


Symbol	Parameter	Maximum	Unit	
Rojc	Junction-to-case	1.3	°C/W	
Roja	Junction-to-ambient <sup>f</sup>	62	°C/W	

Notes:

f. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm2 copper area and 70µm thickness)

### **Circuit Implementation**





**Simplified Half-bridge Schematic** 

**Efficiency vs Output Power** 

Recommended gate drive: (0V, 12V) with  $R_{G(tot)} = 50-70\Omega$ , where  $R_{G(tot)} = R_G + R_{DRIVER}$ 

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC <sub>DCL</sub> ) a	Recommended Switching Node RC Snubber (RC <sub>SN</sub> ) b, c
240ohm at 100MHz	[10nF + 10Ω] x 2	68pF + 15Ω

#### Notes:

- a. RC<sub>DCL</sub> should be placed as close as possible to the drain pin
- b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of IRDMC1 or IRDMC2; see page 5 for IRDMC1 and IRDMC2)
- c.  $\mbox{$I_{RDM}$ }$  values can be increased by increasing  $R_{G}$  and  $C_{SN}$

# Layout Recommendations: ( See also ANOOO9) Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

### Power loop:

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

## **Electrical Parameter** (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
V <sub>DSS(BL)</sub>	Drain-source voltage	650	_	_	V	V <sub>GS</sub> =0V	
$V_{\text{GS(th)}}$	Gate threshold voltage	3.3	4	4.8	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =0.7mA	
D	Drain-source on-resistance a	_	72	85	m O	V <sub>GS</sub> =10V, I <sub>D</sub> =16A,T <sub>J</sub> =25°C	
R <sub>DS(on)eff</sub>	Drain-Source off-resistance	_	148	_	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =16A, T <sub>J</sub> =150°C	
	Drain to course leakage current	_	3	30		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	
I <sub>DSS</sub>	Drain-to-source leakage current	_	12	_	μΑ	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C	
	Gate-to-source forward leakage current	_	_	100	4	V <sub>GS</sub> =20V	
I <sub>GSS</sub>	Gate-to-source reverse leakage current	_	_	-100	· nA	V <sub>GS</sub> =-20V	
C <sub>ISS</sub>	Input capacitance	_	600	_	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, <i>f</i> =1MHz	
Coss	Output capacitance	_	88	_			
C <sub>RSS</sub>	Reverse transfer capacitance	_	4.5	_			
C <sub>O(er)</sub>	Output capacitance, energy related b	_	131	_	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V	
C <sub>O(tr)</sub>	Output capacitance, time related c	_	217	_	рг		
Q <sub>G</sub>	Total gate charge	_	9.3	_		$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_{D}$ =16A	
Q <sub>GS</sub>	Gate-source charge	_	3.5	_	nC		
$Q_{GD}$	Gate-drain charge	_	2.3	_			
Qoss	Output charge	_	85	_	nC	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V	
t <sub>D(on)</sub>	Turn-on delay	_	29	_		$\begin{array}{c} \text{V}_{DS}\text{=}400\text{V},\text{V}_{GS}\text{=}0\text{V to }12\text{V},\\ \text{I}_{D}\text{=}16\text{A},\text{R}_{G}\text{=}50\Omega,\\ \text{Z}_{FB}\text{=}240\Omega\text{ at }100\text{MHz} \end{array}$	
t <sub>R</sub>	Rise time	_	7.5	_	ns		
$t_{\text{D(off)}}$	Turn-off delay	_	45	_	113		
t <sub>F</sub>	Fall time	_	8.2	_			

#### Notes:

a. Dynamic on-resistance; see Figures 17 and 18 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as  $V_{DS}$  rises from 0V to 400V

c. Equivalent capacitance to give same charging time as  $V_{DS}$  rises from 0V to 400V


## **Electrical Parameters** (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Reverse Dev	Reverse Device Characteristics					
Is	Reverse current	_	_	16	А	V <sub>GS</sub> =0V, T <sub>C</sub> =100°C, ≤25% duty cycle
$V_{SD}$	Deverage valles as a	_	1.8	_	V	V <sub>GS</sub> =0V, I <sub>S</sub> =16A
VSD	Reverse voltage <sup>a</sup>	_	1.3	_	<b>'</b>	V <sub>GS</sub> =0V, I <sub>S</sub> =8A
t <sub>RR</sub>	Reverse recovery time	_	33	_	ns	I <sub>S</sub> =16A, V <sub>DD</sub> =400V,
$Q_{RR}$	Reverse recovery charge	_	89	_	nC	di/dt=1000A/μs
(di/dt) <sub>RDMC</sub>	Reverse diode di/dt, repetitive b	_	_	1200	A/µs	
I <sub>RDMC1</sub>	Reverse diode switching current, repetitive (dc) <sup>c, e</sup>	_	_	18	А	Circuit implementation and parameters on page 3
I <sub>RDMC2</sub>	Reverse diode switching current, repetitive (ac) c, e	_	_	23	А	Circuit implementation and parameters on page 3
(di/dt) <sub>RDMT</sub>	Reverse diode di/dt, transient d	_	_	2600	A/µs	
I <sub>RDMT</sub>	Reverse diode switching current, transient d,e	_	_	28	А	Circuit implementation and parameters on page 3

#### Notes:

- a. Includes dynamic  $R_{DS(on)}$  effect
- b. Continuous switching operation
- c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e.  $\;\;$   $I_{RDM}$  values can be increased by increasing  $R_G$  and  $C_{SN}$  on page 3

## **Typical Characteristics** (T<sub>C</sub>=25 °C unless otherwise stated)



70 60 50 7.5V 7V 30 30 60 7V 6V 10 00 20 00 20 V<sub>DS</sub>[V]

Figure 1. Typical Output Characteristics T<sub>J</sub>=25 °C

Parameter: V<sub>GS</sub>

Figure 2. Typical Output Characteristics T<sub>J</sub>=150 °C

Parameter: V<sub>GS</sub>




Figure 3. Typical Transfer Characteristics  $V_{DS}$ =10V, parameter:  $T_J$ 





Figure 4. Normalized On-resistance  $$I_D\!\!=\!\!16A,\,V_{GS}\!\!=\!\!10V$ 

## **Typical Characteristics** (T<sub>C</sub>=25 °C unless otherwise stated)







Figure 5. Typical Capacitance  $V_{GS}$ =0V, f=1MHz

Figure 6. Typical Coss Stored Energy







Figure 7. Typical Qoss

Figure 8. Forward Characteristics of Rev. Diode  $I_S {=} f(V_{SD}), \ parameter; \ T_J$ 

## **Typical Characteristics** (T<sub>C</sub>=25 °C unless otherwise stated)







Figure 9. Power Dissipation

Figure 10. Current Derating Pulse width  $\leq 10\mu s$ ,  $V_{GS} \geq 10V$ 




10° D = 50%D = 20%D = 10%Single Pulse 10<sup>-1</sup>  $Z_{th} \left[^{\circ} C/W\right]$ 10-10<sup>-3</sup> L 10<sup>-5</sup> 10<sup>-2</sup> 10-4 10-3 10-1 10° Time [s]

Figure 11. Safe Operating Area Tc=25°C

Figure 12. Transient Thermal Resistance

### **Test Circuits and Waveforms**



**Figure 13. Switching Time Test Circuit** (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 14. Switching Time Waveform




Figure 15. Diode Characteristics Test Circuit




Figure 16. Diode Recovery Waveform




Figure 17. Dynamic RDS(on)eff Test Circuit




Figure 18. Dynamic R<sub>DS(on)eff</sub> Waveform

### **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

#### When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of T0-220 or T0-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

### **GaN Design Resources**

The complete technical library of GaN design tools can be found at <a href="mailto:transphormusa.com/design">transphormusa.com/design</a>:

- Reference designs
- Evaluation kits
- Application notes
- · Design guides
- Simulation models
- Technical papers and presentations

