

## Single LNB Supply and Control Voltage Regulator


### FEATURES AND BENEFITS

- Integrated boost MOSFET, current sensing, and compensation
- Stable with low-profile ceramic boost capacitors
- 704 kHz switching frequency for small low-cost components
- <u>SLEEP</u> pin for ultralow power consumption mode
- Adjustable LNB output current limit (250 to 950 mA\*) with shutdown timer
  - □ Covers wide array of application requirements
  - □ Minimizes component sizing to fit each application
  - □ For startup, reconfiguration, and continuous output
- Boost peak current limit scales with LNB current limit

Continued on the next page ...

### PACKAGE:

16-contact QFN (suffix ES)  $3 \text{ mm} \times 3 \text{ mm} \times 0.75 \text{ mm}$ 



### DESCRIPTION


The ARG81300 is a single-channel low-noise block regulator (LNBR). The ARG81300 consists of a monolithic boost converter followed by a low-drop linear regulator. It is specifically designed to provide the power and the interface signals to an LNB down converter via coaxial cable in satellite TV receiver systems.

The ARG81300 requires few external components, with the boost switch and compensation circuitry integrated inside of the device. The 704 kHz switching frequency and user-controlled output current limit minimize the size of the passive filtering components.

The I<sup>2</sup>C<sup>TM</sup>-compatible interface provides control capabilities for complex system requirements, as well as diagnostic capabilities for system fault reporting.

A sleep pin is available to maximize power savings and to quickly shut down the device if needed, without using  $I^2C^{TM}$  control.

The ARG81300 is provided in a small  $3 \times 3 \text{ mm}$  QFN package with exposed pad for thermal dissipation. It is lead (Pb) free, with 100% matte-tin leadframe plating.



For recommended external components, refer to Table 7

#### Functional Block Diagram

#### FEATURES AND BENEFITS (continued)

- Optional temporary increased current limit (+25%)
- Compatible with DiSEqC1.x control
- 2-wire I<sup>2</sup>C<sup>TM</sup>-compatible interface for control and status
  □ Programmable LNB output voltage levels (2% accuracy)
  □ Enable/disable output
  - □ Flexible 22 kHz tone generation methods
  - □ SINK\_DIS bit for controlling the push-pull output sink current threshold
- Diagnostic features: PNG
- Extensive protection features: UVLO, OCP, TSD
- Cable disconnect detect

\*maximum value depends on PCB thermal design

#### SELECTION GUIDE

Part Number	Packing <sup>[1]</sup>	Description	(A)
ARG81300SESWTR	7 in. reel, 1500 pieces/reel 12 mm carrier tape	QFN surface mount 3 mm × 3 mm × 0.75 mm nominal height	(Pb)

<sup>[1]</sup> Contact Allegro for additional packing options.

#### **ABSOLUTE MAXIMUM RATINGS**

Characteristic	Symbol	Conditions	Rating	Unit
Load Supply Voltage, VIN pin	V <sub>IN</sub>		18	V
Output Current <sup>[2]</sup>	I <sub>LNB</sub>		Internally Limited	А
Output Voltage, BOOST pin			-0.3 to 32	V
Output Voltage, LNB pin		Surge <sup>[3]</sup>	-1.0 to 32	V
Output Voltage, LX pin			-0.3 to 30	V
Output Voltage, VCP pin			-0.3 to 37	V
TCAP, ISET, VREG Pins			–0.3 to 6	V
Logic Input Voltage			-0.3 to 5.5	V
Logic Output Voltage			-0.3 to 5.5	V
Operating Ambient Temperature	T <sub>A</sub>	Range S	-20 to 85	°C
Junction Temperature	T <sub>J</sub> (max)		150	°C
Storage Temperature	T <sub>stg</sub>		-55 to 150	°C

<sup>[2]</sup>Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, do not exceed the specified current ratings, or a junction temperature, T<sub>J</sub>, of 150°C.

<sup>[3]</sup>Use Allegro recommended application circuit.


#### THERMAL CHARACTERISTICS<sup>[4]</sup>

Package	R <sub>θJA</sub> (°C/W)	РСВ		
ES	47	4-layer		

<sup>[4]</sup> Additional information is available on the Allegro website.



#### **Pinout Diagram**



#### **Terminal List Table**

Name	Number	Function
ADD	3	Address select
BOOST	16	Tracking supply voltage to linear regulator
GND	12	Signal ground
GNDLX	15	Boost switch ground
IRQ	4	Interrupt request
ISET	10	Output current limit set via external resistor
LNB	2	Output voltage to LNB
LX	14	Inductor drive point
PAD	Pad	Exposed pad; connect to the ground plane, for thermal dissipation
SCL	5	I <sup>2</sup> C <sup>™</sup> -compatible clock input
SDA	6	I <sup>2</sup> C <sup>™</sup> -compatible data input/output
SLEEP	8	When this pin is pulled low, the ARG81300 enters sleep mode; LNB output, boost, $I^2C^{TM}$ communication, and charge pump are disabled to reduce input quiescent current to less than 15 $\mu$ A
TCAP	9	Capacitor for setting the rise and fall time of the LNB output
TONECTRL	7	Apply external 22 kHz tone or tone on-and-off signal to enable/disable internal tone
VCP	1	Gate supply voltage
VIN	13	Input supply voltage
VREG	11	Analog supply



## Single LNB Supply and Control Voltage Regulator

#### ELECTRICAL CHARACTERISTICS<sup>[1]</sup>: Valid at T<sub>A</sub> = 25°C, V<sub>IN</sub> = 10 to 16 V, SLEEP = 1, • as noted<sup>[2]</sup>, unless noted otherwise

Characteristics	Symbol	Test Conditions		Min.	Тур.	Max.	Unit
GENERAL	·				·		
Output Voltage Accuracy	%V <sub>LNB</sub>	V <sub>IN</sub> = 12 V, I <sub>LNB</sub> = 10 mA, see Table 4 for DAC settings	•	-2	_	+2	%
Lood Population	A)/	$V_{IN}$ = 12 V, $V_{LNB}$ = 13.667 V, $\Delta I_{LNB}$ = 10 to 450 mA	•	_	38	76	mV
Load Regulation	$\Delta V_{LNB(Load)}$	$V_{IN}$ = 12 V, $V_{LNB}$ = 19.000 V, $\Delta I_{LNB}$ = 10 to 450 mA	•	_	45	90	mV
	A)/	$V_{IN}$ = 10 to 16 V, $V_{LNB}$ = 13.667 V, $I_{LNB}$ = 10 mA	•	-10	0	10	mV
Line Regulation	$\Delta V_{LNB(Line)}$	V <sub>IN</sub> = 10 to 16 V, V <sub>LNB</sub> = 19.000 V, I <sub>LNB</sub> = 10 mA	•	-10	0	10	mV
		<u>SLEEP</u> = 0, V <sub>IN</sub> = 12 V	•	_	_	15	μA
Supply Current (Off)	I <sub>IN(OFF)</sub>	ENB = 0, V <sub>IN</sub> = 12 V	•	_	4	7	mA
Supply Current (On) <sup>[3]</sup>		ENB = 1, $V_{IN}$ = 12 V, $V_{LNB}$ = 19 V, $I_{LOAD}$ = 0 mA, TONECTRL = 0		_	15	-	mA
	I <sub>IN(ON)</sub>	ENB = 1, V <sub>IN</sub> = 12 V, V <sub>LNB</sub> = 19 V, I <sub>LOAD</sub> = 0 mA, TONECTRL = 1		-	25	-	mA
Boost Switch On Resistance	R <sub>DS(on)BOOST</sub>	I <sub>SW</sub> = 450 mA		-	400	-	mΩ
Switching Frequency	f <sub>SW</sub>			633	704	774	kHz
Linear Regulator Voltage Drop	$\Delta V_{LR}$	$V_{BOOST} - V_{LNB}$ , no tone signal, $I_{LOAD} = 425 \text{ mA}$		600	800	1000	mV
TCAP Pin Current		TCAP capacitor (C7) charging		-13	-10	-7	μA
TCAP PILI Cullent	I <sub>TCAP</sub>	TCAP capacitor (C7) discharging		7	10	13	μA
Output Voltage Rise Time <sup>[3]</sup>	t <sub>r(VLNB)</sub>	For V <sub>LNB</sub> 13 $\rightarrow$ 19 V; C <sub>7</sub> = 100 nF, I <sub>LOAD</sub> = 500 mA		_	10	-	ms
Output Voltage Pull-Down Time <sup>[3]</sup>	t <sub>f(VLNB)</sub>	For V <sub>LNB</sub> 19 $\rightarrow$ 13 V; C <sub>LOAD</sub> = 100 µF, I <sub>LOAD</sub> = 0 mA, SINK_DIS = 0		_	20	-	ms
		ENB = 0		-	2	6	mA
		SINK_DIS = 1, ENB = 1, TONECTRL = 0		-	7	10	mA
Output Reverse Current <sup>[3]</sup>	I <sub>RLNB</sub>	SINK_DIS = 0, ENB = 1, TONECTRL = 0, Absolute(VLNB-VSEL setting) < 1.5 V		_	30	50	mA
	RUNB	SINK_DIS = 0, ENB = 1, TONECTRL = 1, Absolute(VLNB-VSEL setting) < 1.5 V		_	60	150	mA
		SINK_DIS = 0, ENB = 1, TONECTRL = 0 or 1, Absolute(VLNB-VSEL setting) > 1.5 V			30	50	mA
Ripple and Noise on LNB Output <sup>[4]</sup>	V <sub>rip,n(pp)</sub>	20 MHz BWL; reference circuit shown in Functional Block diagram; contact Allegro for additional information on application circuit board design		_	30	_	mV <sub>PP</sub>
Cable Disconnect Threshold	V <sub>CAD</sub>	CAD bit set when V <sub>BOOST</sub> exceeds threshold		_	23.7	-	V

Continued on the next page ...



#### ELECTRICAL CHARACTERISTICS<sup>[1]</sup> (continued): Valid at T<sub>A</sub> = 25°C, V<sub>IN</sub> = 10 to 16 V, SLEEP = 1, • as noted <sup>[2]</sup>, unless noted otherwise

Characteristics	Symbol	Test Conditions		Min.	Тур.	Max.	Unit
GENERAL (continued)							
VREG Voltage	V <sub>VREG</sub>	V <sub>IN</sub> = 10 V		4.97	5.25	5.53	V
ISET Voltage	V <sub>ISET</sub>	V <sub>IN</sub> = 10 V		3.4	3.5	3.6	V
TCAP Pin Voltage		V <sub>IN</sub> = 10 V, V <sub>LNB</sub> = 13.667 V		_	2.28	-	V
	V <sub>TCAP</sub>	V <sub>IN</sub> = 10 V, V <sub>LNB</sub> = 19.000 V		_	3.17	-	V
PROTECTION CIRCUITRY							
Output Overcurrent Limit <sup>[5]</sup>	I <sub>LNB(MAX)</sub>	R <sub>SET</sub> = 60.4 kΩ	•	450	500	600	mA
Overcurrent Disable Time	t <sub>DIS</sub>			_	45	-	ms
Boost MOSFET Current Limit	I <sub>BOOST(MAX)</sub>	R <sub>SET</sub> = 60.4 kΩ		_	2600	-	mA
VIN Undervoltage Lockout Threshold	V <sub>UVLO</sub>	V <sub>IN</sub> falling		8.05	8.35	8.65	V
VIN Turn On Threshold	V <sub>IN(th)</sub>	V <sub>IN</sub> rising		8.40	8.70	9.00	V
Undervoltage Hysteresis	V <sub>UVLOHYS</sub>			-	350	-	mV
Thermal Shutdown Threshold [3]	TJ			_	165	-	°C
Thermal Shutdown Hysteresis [3]	ΔT <sub>J</sub>				20		°C
Power Not Good (Low)	PNG <sub>LOSET</sub>	With respect to $V_{\text{LNB}}$ setting; $V_{\text{LNB}}$ low, PNG set to 1		88	91	94	%
Power Not Good (Low)	PNG <sub>LORESET</sub>	With respect to $V_{\text{LNB}}$ setting; $V_{\text{LNB}}$ low, PNG reset to 0		92	95	98	%
Power Not Good (Low) Hysteresis	PNG <sub>LOHYS</sub>	With respect to V <sub>LNB</sub> setting		_	4	-	%
TONE							
A second the set of	V <sub>TONE(PP)</sub>	I <sub>LNB</sub> = 425 mA, C <sub>LNB</sub> = 750 nF	•	550	-	900	mV <sub>PP</sub>
Amplitude	V <sub>TONE1(PP)</sub> <sup>[3]</sup>	I <sub>LNB</sub> = 425 mA, C <sub>LNB</sub> = 330 nF	•	550	-	800	mV <sub>PP</sub>
Frequency	f <sub>TONE</sub>		•	20	22	24	kHz
Duty Cycle	DC <sub>TONE</sub>	- I <sub>LNB</sub> = 425 mA, C <sub>LNB</sub> = 750 nF		40	50	60	%
Rise Time	t <sub>R(TONE)</sub>	$ _{\text{LNB}} = 423 \text{ mA}, \text{ C}_{\text{LNB}} = 730 \text{ m}$	•	5	10	15	μs
Fall Time	t <sub>F(TONE)</sub>		•	5	10	15	μs
TONE CONTROL (TONECTRL Pin)						ļ	
	V <sub>H</sub>			2.0	_	_	V
Logic Input	VL			_	-	0.8	V
Input Leakage	V <sub>(lkg)</sub>			-1	-	1	μA
SLEEP MODE CONTROL ( SLEEP Pin)							
	V <sub>SLP(H)</sub>			2.0	_	_	V
Logic Input	V <sub>SLP(L)</sub>			_	-	0.8	V
Input Leakage	I <sub>SLP(lkg)</sub>			_	50	-	μA

Continued on the next page ...



### ELECTRICAL CHARACTERISTICS<sup>[2]</sup> (continued): Valid at T<sub>A</sub> = 25°C, V<sub>IN</sub> = 10 to 16 V, SLEEP = 1, • as noted <sup>[2]</sup>, unless noted otherwise

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
I <sup>2</sup> C <sup>™</sup> -COMPATIBLE INTERFACE						
Logic Input (SDA,SCL) Low Level	V <sub>SCL(L)</sub>		_	_	0.8	V
Logic Input (SDA,SCL) High Level	V <sub>SCL(H)</sub>		2.0	_	-	V
Logic Input Hysteresis	V <sub>I2CIHYS</sub>		_	150	-	mV
Logic Input Current	I <sub>I2CI</sub>	$V_{I2CI} = 0$ to 5 V	-1	<±1.0	1	μA
Logic Output Voltage SDA and IRQ	V <sub>SDA</sub> , V <sub>IRQ</sub>	I <sub>LOAD</sub> = 3 mA	-	_	0.4	V
Logic Output Leakage SDA and IRQ	I <sub>LEAK</sub>	$V_{LNB} = 0$ to 5 V	_	_	10	μA
SCL Clock Frequency	f <sub>CLK</sub>		-	_	400	kHz
I <sup>2</sup> C <sup>™</sup> ADDRESS SETTING						
ADD Voltage for Address 0001,000	V <sub>ADD1</sub>		0	_	0.7	V
ADD Voltage for Address 0001,001	V <sub>ADD2</sub>		1.3	_	1.7	V
ADD Voltage for Address 0001,010	V <sub>ADD3</sub>		2.3	—	2.7	V
ADD Voltage for Address 0001,011	V <sub>ADD4</sub>		3.0	—	5.0	V

<sup>[1]</sup> Operation at 16 V may be limited by power loss in the linear regulator.

<sup>[2]</sup> Indicates specifications guaranteed from  $0 \le T_J \le 125^{\circ}C$ .

<sup>[3]</sup> Ensured by worst case process simulations and system characterization. Not production tested.

<sup>[4]</sup> LNB output ripple and noise are dependent on component selection and PCB layout. Refer to the Application Schematic and PCB layout recommendations. Not production tested.

<sup>[5]</sup> Current from the LNB output may be limited by the choice of Boost components.



### FUNCTIONAL DESCRIPTION

#### **Boost Converter/Linear Regulator**

The ARG81300 solution contains a tracking current-mode boost converter and linear regulator. The boost converter tracks the requested LNB voltage to within 800 mV, to minimize power dissipation. Under conditions where the input voltage,  $V_{BOOST}$ , is greater than the output voltage,  $V_{LNB}$ , the linear regulator must drop the differential voltage. When operating in these conditions, care must be taken to ensure that the safe operating temperature range of the ARG81300 is not exceeded.

The boost converter operates at 704 kHz typical. All the loop compensation, current sensing, and slope compensation functions are provided internally.

The ARG81300 has internal pulse-by-pulse current limiting on the boost converter and DC current limiting on the LNB output to protect the IC against short circuits. When the LNB output is shorted, the LNB output current is limited, and if the overcurrent condition lasts for more than 45 ms, the LNB output will be disabled. If this occurs, the ARG81300 output must be re-enabled for normal operation. The system should provide sufficient time between successive restarts to limit internal power dissipation; 1 to 2 seconds is recommended.

Two or more satellite set top boxes LNBR outputs may be connected together (for example in the case when a splitter is used). In this case the ARG81300 that has the highest programmed voltage will supply the LNB and all other ARG81300s will effectively be off. If the output of the ARG81300 IC supplying the LNB drops below the programmed value of the next highest voltage ARG81300, that unit will automatically recover from providing no-output voltage, monotonically start up and supply the voltage at its programmed level. This unit will supply the LNB power.

**Boost Converter Operation Under Light Load:** At extremely light load or no load, if the BOOSTx voltage tries to exceed the BOOSTx target voltage, the boost converter operates with minimum on-time. The BOOSTx settling voltage depends on: supply voltage, boost inductance, minimum on-time, switching frequency, output power, as well as power loss in the boost inductor, capacitor, and the ARG81300. If the BOOSTx voltage exceeds 28 V, the ARG81300 enters into pulse skipping with 350 mV hysteresis.

**Charge Pump:** Generates a supply voltage above the internal tracking regulator output to drive the linear regulator control.

**LNB and BOOST Current Limits:** The LNB output current limit,  $I_{LNB(MAX)}$ , can be set by connecting a resistor (RSET) from the ISET pin to GND as shown in the functional block diagram. For example, 300 mA and 500 mA settings would correspond to RSET values of 100 k $\Omega$  and 60.4 k $\Omega$  respectively, per equation 1. The LNB current limit has a set range of 250 to 950 mA, with the maximum value dependent on thermal design parameters of a given application. If the LNB current limit is exceeded for more than the Overcurrent Disable Time (t<sub>DIS</sub>), then the ARG81300 will be shut down and the OCP bit set, as shown in Figure 1. The typical LNB output current limit can be set according to the following equation:

$$I_{\text{LNB(MAX)}} = 29,925 / R_{\text{SET}}$$
, (1)

where  $I_{LNB(MAX)}$  is in mA and  $R_{SET}$  is in k $\Omega$ . If the voltage at the ISET pin is 0 V (that is, shorted to GND),  $I_{LNB(MAX)}$  will be clamped to a moderately high value (approximately 1.5 A). Care should be taken to ensure that ISET is not inadvertently grounded. If no resistor is connected to the ISET pin (that is, if ISET is open-circuit),  $I_{LNB(MAX)}$  will be set to approximately 0 A and the ARG81300 will not support any load (OCP will occur prematurely).

The BOOST pulse-by-pulse current limit,  $I_{BOOST(MAX)}$ , is automatically scaled along with the LNB output current limit. The typical BOOST current limit is set according to the following equation:

$$I_{\text{BOOST(MAX)}} = 3 \times I_{\text{LNB(MAX)}} + 1100 \text{ mA} , \qquad (2)$$

where both IBOOST(MAX) and ILNB(MAX) are in mA.

Automatically scaling the BOOST current limit allows the designer to choose the lowest possible saturation current of the boost inductor, reducing its physical size and PCB area, thus minimizing cost.



#### Protection

The ARG81300 has a wide range of protection features and fault diagnostics which are detailed in the Status Register section.

**Slew Rate Control:** During either start-up, or when the output voltage at the LNB pin is transitioning, the output voltage rise and fall times can be set by the value of the capacitor connected from the TCAP pin to GND (C7 in the functional block diagram). Note that during start-up, the BOOST pin is precharged to the input voltage minus a voltage drop. As a result, the slew rate control for the BOOST pin occurs from this voltage.

The value of C7 can be calculated using the following formula:

$$C_7 = (I_{\text{TCAP}} \times 6) / \text{SR}, \qquad (3)$$

where SR is the required slew rate of the LNB output voltage, in V/s, and  $I_{TCAP}$  is the TCAP pin current specified in the Electrical Characteristics table. The recommended value for C7, 100 nF, should provide satisfactory operation for most applications.

The minimum value of C7 is 10 nF. There is no theoretical maximum value of C7, however too large a value will probably cause the voltage transition specification to be exceeded. Tone generation is unaffected by the value of C7.


**Pull-Down Rate Control:** In applications that must operate at very light loads and that require large load capacitances (in the order of tens to hundreds of microfarads), the output linear stage provides approximately 30 mA of pull-down capability, with TONECTRL = 0. This ensures that the LNB output voltage is ramped from 18 to 13 V in a reasonable amount of time. When the tone is on (TONECTRL = 1), the output linear stage must increase its pull-down capability to approximately 60 mA. This ensures that the tone signal meets all specifications, even with no load on the LNB output.


#### **ODT (Overcurrent Disable Time)**

If the LNB output current exceeds the set output current for more than  $t_{DIS}$ , then the LNB output will be disabled and the OCP bit will be set. See Figure 1.

#### **Short Circuit Handling**

The ARG81300 has an optional 25% bump-up on current limit for t<sub>DIS</sub> /4 period. This feature is enabled / disabled by setting or resetting OCP\_25P bit in Control Register. When this bit is enabled, the output current limit will be 25% more than set current limit for t<sub>DIS</sub> /4 period. After t<sub>DIS</sub>/4 period, output current







limit comes down to the set limit and the OCP\_25P bit is reset to zero, The user must set this bit again to enable 25% bump-up on the next current limit event. If the OCP\_25P bit is zero when LNB output is shorted to ground, the LNB output current will be clamped to  $I_{LNB(MAX)}$ . If the short-circuit condition lasts for more than 45 ms, the ARG81300 will be disabled and the OCP bit will be set. Refer to Figure 10 and Figure 11.

#### **In-Rush Current**

At start-up or during an LNB reconfiguration event, a transient surge current above the normal DC operating level can be provided by the ARG81300. This current increase can be as high as the set output current, for as long as required, up to a maximum of 45 ms.

#### **Cable Disconnect Detection**

The ARG81300 does not go to pulse skipping if the BOOSTx voltage settles below 28 V(typ); this facilitates increased boost voltage that can be used to detect the cable disconnect. If the given application and supply voltage will ensure BOOST voltage exceed 23.7 V(typ) at no-load, the Status register bit CAD is set. This bit can be used for cable disconnect detection. For cable disconnect test, keep SINK\_DIS control register bit to 1 to disable internal current sink. For normal operation, this bit can be set 0 or 1. Typically, V<sub>IN</sub> should be greater than 12 V to generate 23.7 V on boost node for CAD detection.

#### **TONE GENERATION**

The ARG81300 offers two options for tone generation (Figure 2). The TONECTRL pin with the TMODE control bit provides the necessary control. The TMODE bit controls whether the tone source is internal or external.

When the internal source is used (TMODE bit set to 0), the tone is gated with the TONECTRL pin. The internal tone frequency is 22 kHz. Note: This tone can be generated under no-load conditions and does not require an external DiSEqC<sup>TM</sup> filter.

When the TMODE bit is set to 1, an external 22-kHz tone signal can be applied to the TONECTRL pin. This tone frequency appears at the LNB output,  $V_{LNB}$  reaches the  $V_{LNBref}$  level after TONECTRL has been low for longer than 42 µs.

#### **Component Selection**

#### **BOOST INDUCTOR**

The ARG81300 is designed to operate with a boost inductor value of 10  $\mu$ H ±50%. The error amplifier loop compensation, current sense gain, and PWM slope compensation were chosen for this value of inductor. The boost inductor must be able to support the peak currents required to maintain the maximum LNB output current without saturating. Figure 3 can be used to determine the peak current in the inductor given the LNB load current. The "typical" curve uses  $V_{IN} = 12$  V,  $V_{LNB} = 19$  V, L = 10  $\mu$ H, and f = 704 kHz, while the "maximum" curve assumes  $V_{IN} = 9$  V,  $V_{LNB} = 20$  V, L = 8  $\mu$ H, and f = 633 kHz.




Figure 2: Tone generation options



#### **BOOST CAPACITORS**

The ARG81300 is designed to operate with three or four highquality ceramic capacitors on the boost node. Allegro recommends capacitors that are rated at least 35 V,  $\pm 10\%$ , X7R, 1210 size. Physically smaller capacitors, like 0603 and 0805, with lower temperature ratings, like X5R and Z5U, should be avoided.

The nominal boost capacitance should total 18.8 to 30  $\mu$ F. Allegro recommends either four 4.7  $\mu$ F or three 10  $\mu$ F capacitors, with the characteristics shown in Table 1. If tolerance, temperature, and DC bias effects are considered, the capacitance must total at least 13  $\mu$ F. The DC bias effect is very significant on ceramic capacitors with lower voltage ratings, smaller packages, or wider temperature characteristics. For example, a 10  $\mu$ F, 25 V, 1206, X5R capacitor can lose 85% of its value at 20 VDC bias. For good gain and phase margins on boost converter, use effective boost capacitance higher than 12  $\mu$ F.

Two possible ceramic based capacitor solutions have been presented. Other capacitor combinations are certainly possible, such as a very low ESR electrolytic capacitor in parallel with several microfarads of ceramic capacitance. However, there are two critical requirements that must be satisfied: 1) the zero formed by the electrolytic capacitor and its ESR should be at least 1 decade higher than the 0 dB crossover of the boost loop (typically around 25 kHz), and 2) the ceramic capacitors must eliminate the highfrequency switching spikes/edges in the boost voltage, or the LNB output noise will be too high.

Figure 4 can be used to determine the necessary rms current rating of the boost capacitor given the LNB load current. The "typical" curve uses  $V_{IN} = 12 \text{ V}$ ,  $V_{LNB} = 19 \text{ V}$ ,  $L = 10 \mu\text{H}$ , and f = 704 kHz while the "maximum" curve assumes  $V_{IN} = 9 \text{ V}$ ,  $V_{LNB} = 20 \text{ V}$ ,  $L = 8 \mu\text{H}$ , and f = 633 kHz.

**Table 1: Recommended Boost Capacitor Characteristics** 

Quantity of Capacitors	Value (µF)	Tolerance (%)	Rating (V)	Temperature Coefficient of Capacitance	Size	Total Capacitance at –10% and 20 VDC Bias (µF)
4	4.7	±10	50	X7R	1210	14.0
3	10	±10	35	X7R	1210	18.6




Figure 3: Boost inductor peak current versus I<sub>LNB</sub>




Figure 4: Boost capacitor rms current versus I<sub>LNB</sub>



#### **BOOST FILTERING AND LNB NOISE**

The LNB output noise depends on the amount of high-frequency noise at the BOOST pin. To minimize the high-frequency noise at the BOOST pin, a high-quality ceramic capacitor should be placed as close as possible to the BOOST pin.

#### SURGE COMPONENTS

The circuit shown on page 1 of this datasheet includes D3 and D4 for surge protection. Component recommendations for D3 and D4 are given in Table 7. This configuration and these components have successfully passed surge tests up to  $\pm 1000 \text{ V}/500 \text{ A}$ , with a  $1.2/50 \text{ }\mu\text{s} - 8/20 \text{ }\mu\text{s}$  combination wave. Every application will have its own surge requirements and the surge solution can be changed. However, Allegro strongly recommends incorporating a form of surge protection to prevent any pin of the ARG81300 from exceeding its Absolute Maximum voltage ratings shown in this datasheet.

#### I<sup>2</sup>C<sup>™</sup>-Compatible Interface

The I<sup>2</sup>C<sup>TM</sup> interface is used to access the internal Control and Status registers of the ARG81300. This is a serial interface that uses two lines, serial clock (SCL) and serial data (SDA), connected to a positive supply voltage via a current source or a pull-up resistor. Data is exchanged between a microcontroller (master) and the ARG81300 (slave). The master always generates the SCL signal. Either the master or the slave can generate the SDA signal. The SDA and SCL lines from the ARG81300 are open-drain signals so multiple devices may be connected to the  $I^2C^{TM}$  bus. When the bus is free, both the SDA and the SCL lines are high.

**SDA and SCL Signals:** SDA can only be changed while SCL is low. SDA must be stable while SCL is high. However, an exception is made when the  $I^2C^{TM}$  Start or Stop condition is encountered. See the  $I^2C^{TM}$  Communication section for further details.

Acknowledge (AK) Bit: The Acknowledge (AK) bit indicates a "good transmission" and can be used two ways. First, if the slave has successfully received eight bits of either an address or control data, it will pull the SDA line low (AK=0) for the ninth SCL pulse to signal "good transmission" to the master. Second, if the master has successfully received eight bits of status data from the ARG81300, it will pull the SDA line low for the ninth SCL pulse to signal "good transmission" to the slave. The receiver (either the master or the slave) should set the AK bit high (AK=1or NAK) for the ninth SCL pulse if eight bits of data are not received successfully.

**AK Bit During a Write Sequence:** When the master sends control data (writes) to the ARG81300 there are three instances where AK bits are toggled by the ARG81300. First, the ARG81300 uses the AK bit to indicate reception of a valid sevenbit chip address plus a read/write bit (R/W=0 for write). Second, the ARG81300 uses the AK bit to indicate reception of a valid eight-bit Control register address. Third, the ARG81300 uses the AK bit to indicate reception of a valid protocol is shown in Figure 5(A).




Figure 5: I<sup>2</sup>C<sup>™</sup> Interface Read and Write Sequences. (A) for the I<sup>2</sup>C<sup>™</sup> Write cycle and (B) for the I<sup>2</sup>C<sup>™</sup> Read cycle.



**AK Bit During a Read Sequence:** When the master reads status data from the ARG81300 there are four instances where AK bits are sent–three sent by the ARG81300 and one sent by the master. First, the ARG81300 uses the AK bit to indicate reception of a valid seven-bit chip address plus a read/write bit (R/W=0 for write). Second, the ARG81300 uses the AK bit to indicate reception of a valid eight-bit Status register address. Third, the ARG81300 uses the AK bit to indicate reception of a valid seven-bit chip address plus a read/write bit (R/W=1 for read). Finally, the master uses the AK bit to indicate receiving eight bits of status data from the ARG81300. This protocol is shown in Figure 5(B).

#### I<sup>2</sup>C<sup>™</sup> Communications

**I<sup>2</sup>C<sup>™</sup> Start and Stop Conditions:** The I<sup>2</sup>C<sup>™</sup> Start condition is defined by a negative edge on the SDA line while SCL is high. Conversely, the Stop condition is defined by a positive edge on the SDA line while SCL is high. The Start and Stop conditions are shown in Figure 5. It is possible for the Start or Stop condition to occur at any time during a data transfer. If either a Start or Stop condition is encountered during a data transfer, the ARG81300 will respond by resetting the data transfer sequence.

**l<sup>2</sup>C<sup>™</sup> Write Cycle Description:** Writing to the ARG81300 Control register requires transmission of a total of 27 bits—three bytes (8 bits) of data plus an Acknowledge bit after each byte. Writing to the ARG81300 Control register is shown in Figure 5(A). Writing to the ARG81300 Control register requires a chip address with R/W=0, a Control register address, and the control data, as follows:

- The Chip Address cycle consists of a total of nine bits seven bits of chip address (A6 to A0) plus one read/write bit (R/W=0) to indicate a write from the master, followed by an Acknowledge bit (AK=0 for reception of a valid chip address) from the slave. The chip address must be transmitted MSB (A6) first. The first five bits of the ARG81300 chip address (A6 to A2) are fixed as 00010. The remaining two bits (A1 and A0) are used to select one of four possible ARG81300 chip addresses. The DC voltage on the ADD pin programs the chip address. See the Electrical Characteristics table for the ADD pin voltages and the corresponding chip addresses.
- The Control Register Address cycle consists of a total of nine bits—eight bits of control register address (RC7 to RC0) from the master, followed by an Acknowledge bit from the slave. The Control register address must be transmitted MSB (RC7) first. The ARG81300 only has one Control register so the Control register address is 0000 0000.

• The Control Data cycle consists of a total of nine bits—eight bits of control data (D7 to D0) from the master, followed by an Acknowledge bit from the slave. The control data must be transmitted MSB first (D7). The Control register bits are identified in the Control Register section of this datasheet.

**I**<sup>2</sup>**C**<sup>™</sup> **Read Cycle Description:** Reading from the ARG81300 Status register requires transmission of a total of 36 bits—four bytes (8 bits) of data plus an Acknowledge bit after each byte. Reading the ARG81300 Status register requires a chip address with R/W=0, a Status register address, an I<sup>2</sup>C<sup>TM</sup> Stop condition, an I<sup>2</sup>C<sup>TM</sup> Start condition, a "repeated" chip address with R/W=1, and finally the status data from the ARG81300. Reading from the ARG81300 Status register is shown in Figure 5(B).

- This 9-bit Chip Address cycle is identical to the Chip Address cycle previously described for the Write Control Register sequence. It consists of A6 to A0, plus one read/write bit (R/W=0) from the master, followed by an Acknowledge bit from the slave and finally an I<sup>2</sup>C<sup>TM</sup> Stop condition.
- The Status Register Address cycle consists of a total of nine bits—eight bits of Status register address (RS7 to RS0) from the master, followed by an Acknowledge bit from the slave. The Status register address must be transmitted MSB (RS7) first. The ARG81300 only has one Status register, so the Status register address is fixed at 0000 0000.
- The "Repeated" Chip Address cycle begins with an  $I^2C^{TM}$ Start condition, followed by a 9-bit cycle identical to the Chip Address cycle, previously described for the Write Control Register sequence. It consists of A6 to A0, plus one read/write bit (R/W=1) from the master, followed by an Acknowledge bit from the slave.
- The Status Data cycle consists of a total of nine bits—eight bits of status data (RD7 to RD0) from the slave, followed by an Acknowledge bit from the master. The status data is transmitted MSB (RD7) first. The Status register bits are identified in the Status Register section of this datasheet.

#### Interrupt Request (IRQ) pin

The ARG81300 provides an interrupt request pin (IRQ), which is an open-drain, active-low output. This output may be connected to a common IRQ line with a suitable external pull-up resistor and can be used with other  $I^2C^{TM}$  compatible devices to request attention from the master controller.

The IRQ output becomes active (logic low) when the ARG81300 recognizes a fault condition. The fault conditions that will force IRQ active include undervoltage lockout (UVLO), overcurrent



protection (OCP), and thermal shutdown (TSD). The UVLO, OCP, and TSD faults are latched in the Status register and will not be unlatched until the ARG81300 Status register is successfully transmitted to the master controller (an AK bit must be received from the master). See the description in the Status Register section and Figure 6 for further details.

When the master device receives an interrupt, it should address all slaves connected to the interrupt line in sequence and read the status register of each to determine which device is requesting attention. As shown in Figure 6, the ARG81300 latches all conditions in the Status register and sets the IRQ to logic low when a fault occurs. The IRQ bit is reset to logic high and the Status register is unlatched when the master acknowledges the status data from the ARG81300 (an AK bit must be received from the master).

The disable (DIS), CAD, and Power Not Good (PNG) conditions do not cause an interrupt and are not latched in the Status register.




Figure 6: Fault, IRQ, and Status Register Timing. When a FAULT occurs, the IRQ bit is set to low and the Status register is latched. The IRQ bit is reset to high when the ARG81300 acknowledges it is being read. The Status register is unlatched when the master acknowledges the status data from the ARG81300.




Figure 7: IRQ and Fault Clearing in Response to Under Voltage at VIN (UVLO),the I<sup>2</sup>C<sup>™</sup> port is active when V<sub>IN</sub> is above I<sup>2</sup>C<sup>™</sup> UVLO (6 V when V<sub>IN</sub> is rising). IRQ transitions low when V<sub>IN</sub> goes above I<sup>2</sup>C<sup>™</sup> UVLO (6 V, V<sub>IN</sub> rising), and the I<sup>2</sup>C<sup>™</sup> Read cycle resets IRQ to logic high even if V<sub>IN</sub> is below UVLO. Even though IRQ is cleared below UVLO, one more Read cycle is required after V<sub>IN</sub> goes above UVLO, to re-enable the ARG81300. While V<sub>IN</sub> is falling, IRQ transitions low when V<sub>IN</sub> goes below UVLO, and the I<sup>2</sup>C<sup>™</sup> Read cycle resets IRQ to logic high.






Figure 8: IRQ and Fault Clearing in Response to Overcurrent (OCP). If the LNB output is grounded for more than 45 ms, the LNB output will be shut off, an overcurrent fault (OCP) will be latched in the Status Register, and the IRQ pin will transition low. After an OCP fault, the LNB output does not respond to the Enable (ENB) bit until an I<sup>2</sup>C<sup>™</sup> Read cycle is executed to report and clear the OCP fault. After a successful I<sup>2</sup>C<sup>™</sup> Read, the IRQ pin transitions high and the ARG81300 can be re-enabled, provided the LNB output is no longer grounded. (OCP\_25P bit set to 0)




Figure 9: IRQ and Fault Clearing in Response to Thermal Shutdown (TSD). If the junction temperature rises above 165°C (typ), the LNB output will be shut off, a thermal shutdown fault (TSD) will be latched in the Status Register, and the IRQ pin will transition low. After a TSD fault, the LNB output does not respond to the Enable (ENB) bit until an I<sup>2</sup>C<sup>™</sup> Read cycle is executed to report and clear the TSD fault. After a successful I<sup>2</sup>C<sup>™</sup> Read, the IRQ pin transitions high and the ARG81300 can be re-enabled, provided the junction temperature is below 145°C (typ).






Figure 10: Initial 25% current limit bump up with OCP\_25P bit enabled, disabled, and changed during current limit condition with OCP period >  $t_{DIS}$ .






Figure 11: Initial 25% current limit bump up with OCP\_25P bit enabled, disabled, and changed during current limit condition with OCP period <  $t_{DIS}$ .






Figure 12: I<sup>2</sup>C<sup>™</sup>-Compatible Interface Timing Diagram

Characteristics	Symbol	Min.	Тур.	Max.	Units
Bus Free Time Between Stop/Start	t <sub>BUF</sub>	1.3	—	-	μs
Hold Time Start Condition	t <sub>HD:STA</sub>	0.6	—	-	μs
Setup Time for Start Condition	t <sub>SU:STA</sub>	0.6	_	-	μs
SCL Low Time	t <sub>LOW</sub>	1.3	-	-	μs
SCL High Time	t <sub>HIGH</sub>	0.6	-	-	μs
Data Setup Time	t <sub>SU:DAT</sub>	100	-	-	ns
Data Hold Time <sup>[1]</sup>	t <sub>HD:DAT</sub>	0	_	900	ns
Setup Time for Stop Condition	t <sub>SU:STO</sub>	0.6	_	-	μs
Output Fall Time ( $V_{fl2COut(H)}$ to $V_{fl2COut(L)}$ )	t <sub>fl2COut</sub>	_	_	250	ns

Table 2: I<sup>2</sup>C<sup>™</sup>-Compatible Timing Requirements

[1] For t<sub>HD:DAT</sub>(min), the master device must provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the SCL signal falling edge.



#### Control Register (I<sup>2</sup>C<sup>™</sup>-Compatible Write Registers)

All main functions of the ARG81300 are controlled through the I<sup>2</sup>C<sup>TM</sup>-compatible interface via the 8-bit Control register. Table 3 shows the functionality and bit definitions of the Control register. At power-up, the Control register is initialized to all 0s.

The LNB output will be programmed according the status of the VSEL3, VSEL2, VSEL1, and VSEL0 bits in the I<sup>2</sup>C<sup>TM</sup> Control register 0 as outlined in Table 4.

Bit	Name	Function	Description
0	VSEL0		
1	VSEL1	The available voltages provide levels for all the common standards plus the ability to add line compensation.	LNB output voltage control
2	VSEL2	VSEL0 is the LSB and VSEL3 is the MSB to the internal DAC.	See table 2 for available output voltage selections
3	VSEL3	DAG.	
4	ENB	Turns the LNB output on or off.	0: Disable LNB Output 1: Enable LNB Output
5	TMODE	Controls tone mode.	0: Internal tone, gated with TONECTRL pin 1: External 22 kHz logic pulse, on TONECTRL pin
6	OCP_25P		25% bump up over the current limit for $t_{\text{DIS}}$ / 4 period; bit resets automatically after $t_{\text{DIS}}$ / 4 period
7	SINK_DIS	Controls use of internal sinks.	0: Enable internal sinks 1: Disable internal sinks

#### Table 3: Control Register 0 Definition, Address: 0000 0000

#### Table 4: Output Voltage Selection

VSEL3	VSEL2	VSEL1	VSEL0	LNB (V)
0	0	0	0	11.667
0	0	1	0	13.333
0	0	1	1	13.667
0	1	0	1	14.333
0	1	1	1	15.667
1	0	1	1	18.667
1	1	0	0	19.000
1	1	1	0	19.667



#### Status Registers (I<sup>2</sup>C<sup>™</sup>-Compatible Read Register)

The main fault conditions: undervoltage lockout (UVLO), overcurrent (OCP), cable disconnect (CAD), and thermal shutdown (TSD) are all indicated by setting the relevant bits in the Status register. In all fault cases, after the bit is set, it remains latched until the I<sup>2</sup>C<sup>TM</sup> master has successfully read the ARG81300, assuming the fault has been resolved.

The undervoltage lockout (UVLO) bit indicates either the input voltage at the VIN pin is too low or the ARG81300 internal supply voltage (VREG) is too low.

The Disable bit (DIS) indicates the status of the LNB output. The DIS is set when either a fault occurs (UVLO, OCP, TSD, or CPOK) or when the LNB output is turned off using the Enable bit (ENB) via the  $I^2C^{TM}$  interface. The DIS bit is latched and is only reset when there are no faults and the ARG81300 output is turned back on using the Enable (ENB) bit via the I<sup>2</sup>C<sup>TM</sup> interface.

The Power Not Good (PNG) and Charge Pump OK (CPOK) bits are set based on the conditions sensed at the LNB output and VCP pins, respectively. These bits are not latched and, unlike the other fault bits, may become reset without an  $I^2C^{TM}$  read sequence. The PNG and CPOK bits are continuously updated.

There are three methods to detect when the Status register changes: responding to the interrupt request (IRQ) pin going low, continuously polling the Status register via the I<sup>2</sup>C<sup>TM</sup> interface, or detecting a fault condition external to the ARG81300 and performing a diagnostic poll of the ARG81300. In any case, the master should read and re-read the Status register until the status changes.

		-9:000 - 0000 pt: 01 0			
Bit	Name	Function	Latched?	Reset Condition	Effect on IRQ Pin
0	DIS	LNB output disabled	Yes	LNB enabled and no faults	None
1	CPOK	Charge pump OK	No	$V_{CP} > V_{BOOST} + 5V$	None
2	OCP	Overcurrent	Yes	I <sup>2</sup> C <sup>™</sup> read and fault removed	IRQ set low
3	CAD	Cable disconnected	No	V <sub>LNB</sub> < 23.7 V	None
4	PNG	Power Not Good	No	LNB voltage above PNGLo level	None
5	_	Not used	-	_	_
6	TSD	Thermal shutdown	Yes	I <sup>2</sup> C <sup>™</sup> read and fault removed	IRQ set low
7	UVLO	VIN or VREG undervoltage	Yes	I <sup>2</sup> C <sup>™</sup> read and fault removed	IRQ set low

Table 5: Status Register Description and IRQ Operation

Table 6: Status	Register	<b>Bit Descriptions</b>
-----------------	----------	-------------------------

Bit	Name	Description	
0	DIS	The DIS bit is set to 1 when the ARG81300 is disabled, (ENB = 0) or there is a fault: UVLO, OCP, CPOK, or TSD.	
1	СРОК	If this bit is set low, the internal charge pump is not operating correctly (VCP). If the charge pump voltage is too low, the LNB output is disabled and the DIS bit is set.	
2	OCP	This bit will be set to a 1 if the LNB output current exceeds the overcurrent threshold $(I_{LNB(MAX)})$ for more than the overcurrent disable time ( $t_{DIS}$ ). If the OCP bit is set to 1, then the DIS bit is also set to 1.	
3	CAD	Cable between LNB and the LNB head is disconnected. In case of no load, boost pin voltage will increase above 23.7 V and CAD will be set to 1. The CAD bit will reset if the BOOST pin voltage drop below 23.7 V. LNB voltage will be still regulated to set level.	
4	PNG	Set to 1 when the ARG81300 is enabled and the LNB output voltage is too low (nominally below 9% from the LNB DAC setting). Set to 0 when the ARG81300 is enabled and the LNB voltage is nominally above 5% from the LNB DAC setting.	
5	-	Not used.	
6	TSD	The TSD bit is set to 1 if the ARG81300 has detected an overtemperature condition. If the TSD bit is set to 1, then the DIS bit is also set to 1.	
7	UVLO	The UVLO bit is set to 1 if either the voltage at the VIN pin or the voltage at the VREG pin is too low. If the UVLO bit is set to 1, then the DIS bit is also set to 1.	



#### **Table 7: Component Selection Table**

Component	Characteristics	Manufacturer Device
C1, C4, C7, C8	100 nF, 50 V, X5R or X7R, 0603	
C2	2× 4.7 μF, or 1× 10 μF, 25 V, X5R or X7R, 1206	
C5	4× 4.7 μF, ±10%, 50 V, X7R, 1210	Murata: GRM32ER71H475KA88 Taiyo Yudan: UMK325B7475KM AVX: 12105C475KAT2A
	3× 10 μF, ±10%, 35 V, X7R, 1210	Murata: GRM32ER7YA106KA12
C3	220 nF, 10 V <sub>MIN</sub> , X5R or X7R, 0402 or 0603	
C6	1.0 μF, 25 V <sub>MIN</sub> , X5R or X7R, 1206	TDK: C3216X7R1E105K Murata: GRM31MR71E105KA01 Taiyo Yuden: TMK316BJ105KL-T Kemet: C1206C105K3RACTU
C9	10 nF, 50 V, X5R or X7R, 0402 or 0603	
C10	220 nF, 50 V, X5R or X7R, 0805	
D1, D2	Schottky diode, 40 V, 1 A, SOD-123	Diodes, Inc: B140HW-7 Central Semi: CMMSH1-40
D3	D3 Schottky diode, 40 V, 3 A, SMA Sanken: SFPB-74 Vishay: B340A-E3/5AT Diodes, Inc.: B340A-13- Central Semi: CMSH3-4	
D4	TVS, 20 V <sub>RM</sub> , 32 V <sub>CL</sub> at 500 A (8/20 μs), 3000 W	ST: LNBTVS6-221S, Littelfuse: 3.0SMCJ20A
L1	10 μH, ±20%, 3.4 A <sub>SAT</sub> , 45 mΩ	Taiyo Yuden- NR8040T100M
R1 to R5	Determined by V <sub>DD</sub> , bus capacitance, etc.	





## Single LNB Supply and Control Voltage Regulator


### PACKAGE OUTLINE DRAWING

#### For Reference Only – Not for Tooling Use (Reference Allegro DWG-0000222 Rev. 4 or JEDEC MO-220WEED)

(Reference Allegro DWG-0000222 Rev. 4 or JEDEC MO-220WEED) Dimensions in millimeters Exact case and lead configuration at supplier discretion within limits shown










- B Exposed thermal pad (reference only, terminal #1
- identifier appearance at supplier discretion).
- Reference land pattern layout (reference IPC7351 QFN50P300X300X80-17W4M); All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5).

Coplanarity includes exposed thermal pad and terminals.

Branding scale and appearance at supplier discretion.



Standard Branding Reference View

Line 1: Part Number Line 2: 4 digit Date Code Line 3: Characters 5, 6, 7, 8 of Assembly Lot Number

Pin 1 Dot top left Center align

Package ES 16-Pin QFN



Lines 1, 2, 3 = 4 characters

**Revision History** 

Number	Date	Description
-	August 8, 2016	Initial release
1	October 24, 2016	Updated Electrical Characteristics (page 4, Supply Current (ON) and Output Reverse Current values); updated Cable Disconnection Detection section (page 9).
2	July 10, 2018	Minor editorial updates
3	August 20, 2019	Minor editorial updates
4	September 10, 2021	Updated package drawing (page 21)

I<sup>2</sup>C<sup>™</sup> is a trademark of Philips Semiconductors.

DiSEqC<sup>™</sup> is a trademark of Eutelsat S.A.

Copyright 2021, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

<u>Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of</u> <u>Allegro's product can reasonably be expected to cause bodily harm.</u>

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

