For assistance or to order, call (800) 531-5782

Series **PT6120**

1 AMP ADJUSTABLE LOW VOLTAGE INPUT INTEGRATED SWITCHING REGULATOR

100

5.0

84 89

500

100

10

50 40

500

10

5.0

See Application Notes.

400

-40

-40 -40

_

-40

200

600

+85

+85***

+85***

_

+125

μSec %V

% %

kHz

μA

mA

°C

°C

°C


G's

G's

grams

°C/W

SLTS081 (Revised 6/4/98)



50% load change

 $V_{in} = 15V$

Below Vo

Above V.

 $I_0 = 0A, V_{in} = 10V$

Free Air Convection, (40-60LFM)

Free Air Convection

(40-60LFM)

3.3V 5V

Vo over/undershoot

 V_{in} =9V, I_o =0.5A, V_o =3.3V V_{in} =9V, I_o =0.5A, V_o =5V

Over Vin and Io ranges

Per Mil-STD-883D, Method 2002.3

Per Mil-STD-883D, Method 2007.2

20-2000 Hz, Soldered in a PC board

1 msec, Half Sine, mounted to a fixture

Weight * ISR will operate down to no load with reduced specifications.

Transient Response

Switching Frequency

Shutdown Current

Quiescent Current

Output Voltage Adjustment Range

Absolute Maximum

Thermal Resistance

Storage Temperature

Mechanical Vibration

Mechanical Shock

Operating Temperature Range Recommended Operating Temperature Range

with $C_0 = 100\mu F$

Efficiency

** Input voltage cannot exceed 30V when the inhibit function is used.

t_{tr} V.

η

 f_{o}

I.

Inl

Vo

Ta

Ta

 θ_{ja}

T,


***See Thermal Derating chart. Note: The PT6120 Series requires a 100µF electrolytic or tantalum output capacitor for proper operation in all applications.

For assistance or to order, call (800) 531-5782

Series

P T 6 1 2 0

CHARACTERISTIC DATA



Note 1: All data listed in the above graphs, except for derating data, bas been developed from actual products tested at 25°C. This data is considered typical data for the ISR. Note 2: Thermal derating graphs are developed in free air convection cooling of 40-60 LFM. (See Thermal Application Notes.)

Application Notes

PT6100/6120/6210/6220/6300/6320 Series

More Application Notes

Adjusting the Output Voltage of Power Trends' Wide Input Range Bus ISRs

The output voltage of the Power Trends' Wide Input Range Series ISRs may be adjusted higher or lower than the factory trimmed pre-set voltage with the addition of a single external resistor. Table 1 accordingly gives the allowable adjustment range for each model for either series as V_a (min) and V_a (max).

Adjust Up: An increase in the output voltage is obtained by adding a resistor R2, between pin 12 (V_0 adjust) and pins 5-8 (GND).

Refer to Figure 1 and Table 2 for both the placement and value of the required resistor; either (R1) or R2 as appropriate.

Notes:

- 1. Use only a single 1% resistor in either the (R1) or R2 location. Place the resistor as close to the ISR as possible.
- 2. Never connect capacitors from $V_{\rm o}$ adjust to either GND or $V_{out}.$ Any capacitance added to the $V_{\rm o}$ adjust pin will affect the stability of the ISR.
- 4. Adjustments to the output voltage may place additional limits on the maximum and minimum input voltage for the part. The revised maximum and minimum input voltage limits must comply with the following requirements. Note that the minimum input voltage limits are also model dependant.

$$V_{in}$$
 (max) = (8 x V_a)V or *30/38V,
whichever is less.

*Limit is 30V when inhibit function is active.

PT6x0x/PT6x1x series:


T

$$V_{in}$$
 (min) = (V_a + 4)V or 9V,
whichever is greater

PT6x2x series:

$V_o < 10V;$	V_{in} (min)	$= (V_a + 2.0) V \text{ or } 7.0 V,$
		whichever is greater.

 $V_0 \ge 10V;$ $V_{in}(min) = (V_a + 2.5)V$



The values of (R1) [adjust down], and R2 [adjust up], can also be calculated using the following formulae.

$$(\mathbf{R1}) = \frac{\mathbf{R}_{o}(\mathbf{V}_{a} - 1.25)}{\mathbf{V}_{o} - \mathbf{V}_{a}} \quad \mathbf{k}\Omega$$

$$R2 = \frac{1.25 R_o}{V_a - V_o} k\Omega$$

Where: V_0 = Original output voltage V_a = Adjusted output voltage

 R_o = The resistance value from Table 1

Table 1 ISR ADJUSTMENT RANGE AND FORMULA PARAMETERS

1 Ada Datad	PT6102	PT6101		PT6103
1Adc Rated	PT6122	PT6121		
2Adc Rated	PT6213		PT6212	PT6214
	PT6223		PT6222	
3Adc Rated	PT6303		PT6302	PT6304
	PT6323		PT6322	
V _o (nom)	3.3	5.0	5.0	12.0
V _a (min)	1.89	1.88	2.18	2.43
Va (max)	6.07	11.25	8.5	22.12
R ₀ (kΩ)	66.5	150.0	90.9	243.0

PT6100/6120/6210/6220/6300/6320 Series

Application

Table 2

	PT6102	PT6101		PT6103
1Adc Rated	PT6122	PT6121		
	PT6213		PT6212	PT6214
2Adc Rated	PT6223		PT6222	
3Adc Rated	PT6303		PT6302	PT6304
SAUC Raleu	PT6323		PT6322	
V _o (nom)	3.3	5.0	5.0	12.0
V _a (req.d)				
1.9	(30.9)kΩ	(31.5)kΩ		
2.0	(38.4)kΩ	(37.5)kΩ		
2.1	(47.1)kΩ	(44.0)kΩ		
2.2	(57.4)kΩ	(50.9)kΩ	(30.8)kΩ	
2.3	(69.8)kΩ	(58.3)kΩ	(35.4)kΩ	
2.4	(85.0)kΩ	(66.3)kΩ	(40.2)kΩ	
2.5	(104.0)kΩ	(75.0)kΩ	(45.5)kΩ	(32.0)kg
2.6	(128.0)kΩ	(84.4)kΩ	(51.1)kΩ	(34.9)k G
2.7	(161.0)kΩ	(94.6)kΩ	(57.3)kΩ	(37.9)kg
2.8	(206.0)kΩ	(106.0)kΩ	(64.0)kΩ	(40.9)kg
2.9	(274.0kΩ	(118.0)kΩ	(71.4)kΩ	(44.1)k G
3.0	(388.0)kΩ	(131.0)kΩ	(79.5)kΩ	(47.3)k G
3.1	(615.0)kΩ	(146.0)kΩ	(88.5)kΩ	(50.5)kg
3.2	(1300.0)kΩ	(163.0)kΩ	(98.5)kΩ	(53.8)kg
3.3		(181.0)kΩ	(110.0)kΩ	(57.3)k G
3.4	831.0kΩ	(202.0)kΩ	(122.0)kΩ	(60.8)kg
3.5	416.0kΩ	(225.0)kΩ	(136.0)kΩ	(64.3)kg
3.6	227.0kΩ	(252.0)kΩ	(153.0)kΩ	(68.0)kg
3.7	208.0kΩ	(283.0)kΩ	(171.0)kΩ	(71.7)kg
3.8	166.0kΩ	(319.0)kΩ	(193.0)kΩ	(75.6)k G
3.9	139.0kΩ	(361.0)kΩ	(219.0)kΩ	(79.5)k G
4.0	119.0kΩ	(413.0)kΩ	(250.0)kΩ	(83.5)kg
4.1	104.0kΩ	(475.0)kΩ	(288.0)kΩ	(87.7)kg
4.2	92.4kΩ	(533.0)kΩ	(335.0)kΩ	(91.9)k
4.3	83.1kΩ	(654.0)kΩ	(396.0)kΩ	(96.3)kg
4.4	75.6kΩ	(788.0)kΩ	(477.0)kΩ	(101.0)kg
4.5	69.3kΩ	(975.0)kΩ	(591.0)kΩ	(105.0)kg
4.6	63.9kΩ	(1260.0)kΩ	(761.0)kΩ	(110.0)kg
4.7	59.4kΩ	(1730.0)kΩ	(1050.0)kΩ	(115.0)kg
4.8	55.4kΩ		(1610.0)kΩ	(120.0)kg
4.9	52.0kΩ			(125.0)kg
5.0	48.9kΩ			(130.0)kg
5.1	46.2kΩ	1880.0kΩ	1140.0kΩ	(136.0)kg
5.2	43.8kΩ	937.0kΩ	568.0kΩ	(141.0)kg
5.3	41.6kΩ	625.0kΩ	379.0kΩ	(147.0)kg
5.4	39.6kΩ	469.0kΩ	284.0kΩ	(153.0)kg
5.5	37.8kΩ	375.0kΩ	227.0kΩ	(159.0)kg
5.6	36.1kΩ	313.0kΩ	189.0kΩ	(165.0)kg
5.7	34.6kΩ	268.0kΩ	162.0kΩ	(172.0)kg
5.8	33.3kΩ	234.0kΩ	142.0kΩ	(178.0)kg
5.9	32.0kΩ	208.0kΩ	126.0kΩ	(185.0)kg
6.0	30.8kΩ	188.0kΩ	114.0kΩ	(192.0)ks
R1 = (Red)	R2 = Black			

	PT6101		PT6103
IAdc Rated	PT6121		
2Adc Rated		PT6212	PT6214
ZAUL Kaleu		PT6222	
3Adc Rated		PT6302	PT6304
		PT6322	
V_0 (nom)	5.0	5.0	12.0
l _a (req.d)			
6.2	156.0kΩ	94.7kΩ	(207.0)kΩ
6.4	134.0kΩ	81.2kΩ	(223.0)kΩ
6.6	117.0kΩ	71.0kΩ	(241.0)kΩ
6.8	104.0kΩ	63.1kΩ	(259.0)kΩ
7.0	93.8kΩ	56.8kΩ	(279.0)kΩ
7.2	85.2kΩ	51.6kΩ	(301.0)kΩ
7.4	78.1kΩ	47.3kΩ	(325.0)kΩ
7.6	72.1kΩ	43.7kΩ	(351.0)kΩ
7.8	67.0kΩ	40.6kΩ	(379.0)kΩ
8.0	62.5kΩ	37.9kΩ	(410.0)kΩ
8.2	58.6kΩ	35.5kΩ	(444.0)kΩ
8.4	55.1kΩ	33.4kΩ	(483.0)kΩ
8.6	52.1kΩ		(525.0)kΩ
8.8	49.3kΩ		(573.0)kΩ
9.0	46.9kΩ		(628.0)kΩ
9.5	41.7kΩ		(802.0)kΩ
10.0	37.5kΩ		(1060.0)kΩ
10.5	34.1kΩ		(1500.0)kΩ
11.0	31.3kΩ		
11.5			
12.0			
12.5			608.0kΩ
13.0			304.0kΩ
13.5			203.0kΩ
14.0			152.0kΩ
14.5			122.0kΩ
15.0			101.0kΩ
15.5			86.8kΩ
16.0			75.9kΩ
16.5			67.5kΩ
17.0			60.8kΩ
17.5			55.2kΩ
18.0			50.6kΩ
18.5			46.7kΩ
19.0			43.4kΩ
19.5			40.5kΩ
			40.3kΩ
20.0			
20.5			35.7kΩ
21.5			33.8kΩ
21.5 22.0			32.0kΩ 30.4kΩ

R1 = (Red) R2 = Black

Application Notes

PT6100/6120/6210/6220/6300/6320 Series

More Application Notes

Using the Inhibit Function on Power Trends' Wide Input Range Bus ISRs

For applications requiring output voltage On/Off control, the 12pin ISR products incorporate an inhibit function. The function has uses in areas such as battery conservation, power-up sequencing, or any other application where the regulated output from the module is required to be switched off. The On/Off function is provided by the *Inhibit* control, pin 1.

The ISR functions normally with pin 1 open-circuit, providing a regulated output whenever a valid source voltage is applied to V_{in} , (pins 2, 3, & 4). When a low-level² ground signal is applied to pin 1 the regulator output is disabled, and the input current to the ISR is reduced to about 100 μ A^{3/}.


Figure 1 shows an application schematic, which details the typical use of the inhibit function. Note the discrete transistor, Q1. The inhibit control has its own internal pull-up with a maximum open-circuit voltage of 8.3VDC. Only devices with a true opencollector or open-drain output can be used to control this pin. A discrete bipolar transistor or MOSFET is recommended.

Notes:

- The inhibit control logic is similar for all Power Trends' modules, but the flexibility and threshold tolerances will be different. For specific information on the inhibit function of other ISR models, consult the applicable application note.
- 2. Use only a true open-collector device (preferably a discrete transistor) for the inhibit input. <u>Do Not</u> use a pull-up resistor, or drive the input directly from the output of a TTL or other logic gate. To disable the output voltage, the control pin should be pulled low to less than +1.5VDC.
- 3. The following equation may be used to determine the approximate current drawn from the input supply at V_{in}, and through Q1 when the inhibit is active.

 $I_{stbv} = V_{in} \div 155 k\Omega \pm 20\%$


- 4. When the inhibit control pin is active, i.e. pulled low, the maximum input voltage is limited to +30Vdc.
- Do not control the inhibit input with an external DC voltage. This will lead to erratic operation of the ISR and may over-stress the regulator.
- Avoid capacitance greater than 500pF at the Inhibit control pin. Excessive capacitance at this pin will cause the ISR to produce a pulse on the output voltage bus at turn-on.
- Keep the On/Off transition to less than 10µs. This prevents erratic operation of the ISR, which can cause a momentary high output voltage.



Turn-On Time: The output of the ISR is enabled automatically when external power is applied to the input. The *Inhibit* control pin is pulled high by its internal pull-up resistor. The ISR produces a fully regulated output voltage within 1-msec of either the release of the Inhibit control pin, or the application of power. The actual turn-on time will vary with the input voltage, output load, and the total amount of capacitance connected to the output. Using the circuit of Figure 1, Figure 2 shows the typical rise in output voltage for the PT6101 following the turn-off of Q1 at time t =0. The waveform was measured with a 9Vdc input voltage, and 5-Ohm resistive load.



Figure 1



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated