

DUAL N-Channel Enhancement Mode Power MOSFET

<p>Description</p> <p>The G350N06D32 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge. It can be used in a wide variety of applications.</p> <p>General Features</p> <ul style="list-style-type: none"> ● V_{DS} 60V ● I_D (at $V_{GS} = 10V$) 10A ● $R_{DS(ON)}$ (at $V_{GS} = 10V$) < 35mΩ ● $R_{DS(ON)}$ (at $V_{GS} = 4.5V$) < 40mΩ ● 100% Avalanche Tested ● RoHS Compliant <p>Application</p> <ul style="list-style-type: none"> ● Power switch ● DC/DC converters 	<p>Schematic diagram</p> <p>pin assignment</p> <p>DFN3X3-8L Dual</p>
---	--

Ordering Information			
Device	Package	Marking	Packaging
G350N06D32	DFN3X3-8L Dual	G350N06	5000pcs/Reel

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, unless otherwise noted			
Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	60	V
Continuous Drain Current	I_D	10	A
Pulsed Drain Current (note1)	I_{DM}	40	A
Gate-Source Voltage	V_{GS}	± 20	V
Power Dissipation	P_D	20	W
Single pulse avalanche energy (note2)	E_{AS}	36	mJ
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 To 150	°C

Thermal Resistance			
Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient	R_{thJA}	50	°C/W
Maximum Junction-to-Case	R_{thJC}	6.25	°C/W



Specifications $T_J = 25^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static Parameters						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	60	--	--	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 60\text{V}, V_{\text{GS}} = 0\text{V}$	--	--	1	μA
Gate-Source Leakage	I_{GSS}	$V_{\text{GS}} = \pm 20\text{V}$	--	--	± 100	nA
Gate-Source Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	1.0	1.7	2.5	V
Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 5\text{A}$	--	29	35	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 5\text{A}$	--	32	40	
Forward Transconductance	g_{FS}	$V_{\text{GS}} = 5\text{V}, I_D = 5\text{A}$	--	12	--	S
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 30\text{V}, f = 1.0\text{MHz}$	--	1330	--	pF
Output Capacitance	C_{oss}		--	57	--	
Reverse Transfer Capacitance	C_{rss}		--	54	--	
Total Gate Charge	Q_g	$V_{\text{DD}} = 30\text{V}, I_D = 5\text{A}, V_{\text{GS}} = 10\text{V}$	--	25	--	nC
Gate-Source Charge	Q_{gs}		--	4.5	--	
Gate-Drain Charge	Q_{gd}		--	6.5	--	
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 30\text{V}, I_D = 5\text{A}, R_G = 3\Omega$	--	5	--	ns
Turn-on Rise Time	t_r		--	2.6	--	
Turn-off Delay Time	$t_{\text{d}(\text{off})}$		--	16	--	
Turn-off Fall Time	t_f		--	2.3	--	
Drain-Source Body Diode Characteristics						
Continuous Body Diode Current	I_S	$T_C = 25^\circ\text{C}$	--	--	10	A
Body Diode Voltage	V_{SD}	$T_J = 25^\circ\text{C}, I_{\text{SD}} = 5\text{A}, V_{\text{GS}} = 0\text{V}$	--	--	1.2	V
Reverse Recovery Charge	Q_{rr}	$I_F = 5\text{A}, V_{\text{GS}} = 0\text{V}$ $dI/dt = 100\text{A/us}$	--	49	--	nC
Reverse Recovery Time	T_{rr}		--	29	--	ns



Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. EAS condition : $T_J=25^\circ\text{C}$, $V_{\text{DD}}=50\text{V}$, $V_{\text{GS}}=10\text{V}$, $L=0.5\text{mH}$, $R_G=25\Omega$
3. Identical low side and high side switch with identical R_G



Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain Source On Resistance




Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Source-Drain Diode Forward



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Drain-Source On-Resistance




Figure 8. Safe Operation Area






Figure 9. Normalized Maximum Transient Thermal Impedance



DFN3*3-8L Dual Package information



SYMBOL	COMMON							
	MM							
	MIN	NOM	MAX	E2	1.60	1.74	1.90	
A	0.70	0.75	0.85	E3	0.28	0.48	0.65	
A1	/	/	0.05	E4	0.37	0.57	0.77	
b	0.25	0.30	0.39	E5	0.10	0.20	0.30	
c	0.14	0.152	0.20	e	0.60	0.65	0.70	
D	3.20	3.30	3.45	K	0.50	0.69	0.80	
D1	3.05	3.15	3.25	K1	0.30	0.38	0.53	
D2	0.84	1.04	1.24	K2	0.15	0.25	0.35	
D3	2.30	2.45	2.60	L	0.30	0.40	0.50	
E	3.20	3.30	3.40	L1	0.06	0.125	0.20	
E1	2.95	3.05	3.15	L2	0.27	0.42	0.57	
θ	10°	12°	14°	t	0	0.075	0.13	