

Single IGBT Continuous Heating Induction Cooker Flash MCU

HT45F0059

Revision: V1.80 Date: November 14, 2023

www.holtek.com



Table of Contents

| Features | 7 |
|--|----|
| CPU Features | 7 |
| Peripheral Features | |
| IGBT Driver Features | 8 |
| General Description | 8 |
| Block Diagram | 9 |
| Pin Assignment | 9 |
| Pin Description | 10 |
| Internally Connected Signal | |
| Absolute Maximum Ratings | 12 |
| D.C. Characteristics | 12 |
| Operating Voltage Characteristics | |
| Operating Current Characteristics | 12 |
| Standby Current Characteristics | 13 |
| A.C. Characteristics | 13 |
| High Speed Internal Oscillator – HIRC – Frequency Accuracy | 13 |
| Low Speed Internal Oscillator Characteristics – LIRC | |
| Operating Frequency Characteristic Curve | |
| System Start Up Time Characteristics | |
| Input/Output Characteristics | 15 |
| A/D Converter Electrical Characteristics | 15 |
| Memory Characteristics | 15 |
| LVD & LVR Electrical Characteristics | 16 |
| Reference Voltage Characteristics | 16 |
| Over Voltage Protection Electrical Characteristics | |
| Operational Amplifier Electrical Characteristics | 17 |
| Comparator Electrical Characteristics | 18 |
| LDO Characteristics | 19 |
| Level Shift/Voltage Detector Electrical Characteristics | 20 |
| I ² C Electrical Characteristics | 20 |
| Power-on Reset Characteristics | 21 |
| System Architecture | 22 |
| Clocking and Pipelining | |
| Program Counter | 23 |
| Stack | |
| Arithmetic and Logic Unit – ALU | 24 |



| Flash Program Memory | 25 |
|--|----|
| Structure | |
| Special Vectors | 25 |
| Look-up Table | 25 |
| Table Program Example | 26 |
| In Circuit Programming – ICP | 27 |
| On-Chip Debug Support – OCDS | 27 |
| Data Memory | 28 |
| Structure | 28 |
| Data Memory Addressing | 29 |
| General Purpose Data Memory | 29 |
| Special Purpose Data Memory | 29 |
| Special Function Register Description | 31 |
| Indirect Addressing Registers – IAR0, IAR1, IAR2 | 31 |
| Memory Pointers – MP0, MP1L/MP1H, MP2L/MP2H | |
| Accumulator – ACC | 32 |
| Program Counter Low Register – PCL | 33 |
| Look-up Table Registers – TBLP, TBHP, TBLH | 33 |
| Option Memory Mapping Register – ORMC | 33 |
| Status Register – STATUS | 34 |
| EEPROM Data Memory | |
| EEPROM Data Memory Structure | 35 |
| EEPROM Registers | 35 |
| Reading Data from the EEPROM | |
| Writing Data to the EEPROM | |
| Write Protection | |
| EEPROM Interrupt | |
| Programming Considerations | 38 |
| Oscillators | 39 |
| Oscillator Overview | |
| System Clock Configurations | |
| Internal High Speed RC Oscillator – HIRC | 40 |
| Internal 32kHz Oscillator – LIRC | 40 |
| Operating Modes and System Clocks | 40 |
| System Clocks | 40 |
| System Operation Modes | 41 |
| Control Registers | 42 |
| Operating Mode Switching | 44 |
| Standby Current Considerations | 47 |
| Wake-up | 47 |



| Watchdog Timer | 48 |
|---|-----|
| Watchdog Timer Clock Source | 48 |
| Watchdog Timer Control Register | 48 |
| Watchdog Timer Operation | 49 |
| Reset and Initialisation | 50 |
| Reset Functions | |
| Reset Initial Conditions | 53 |
| Input/Output Ports | 56 |
| Pull-high Resistors | |
| Port A Wake-up | 57 |
| I/O Port Control Registers | 57 |
| Pin-shared Functions | 58 |
| I/O Pin Structures | 61 |
| READ PORT Function | 61 |
| Programming Considerations | 62 |
| Timer/Event Counters | 63 |
| Configuring the Timer/Event Counter Input Clock Source | |
| Timer/Event Counter Registers – TMR0, TMR1, TMR2 | |
| Timer/Event Counter Control Registers – TMR0C, TMR1C, TMR2C | |
| Timer/Event Counter Operating Modes | |
| I/O Interfacing | 70 |
| Programming Considerations | 70 |
| Timer Program Example | 71 |
| Analog to Digital Converter | 72 |
| A/D Converter Overview | |
| A/D Converter Register Description | 73 |
| A/D Converter Operation | 75 |
| A/D Converter Reference Voltage | 76 |
| A/D Converter Input Signals | 76 |
| Conversion Rate and Timing Diagram | 77 |
| Summary of A/D Conversion Steps | 77 |
| Programming Considerations | 78 |
| A/D Conversion Function | 78 |
| A/D Conversion Programming Examples | 79 |
| I ² C Interface | 81 |
| I ² C Interface Operation | 81 |
| I ² C Registers | 82 |
| I ² C Bus Communication | |
| I ² C Time-out Control | 88 |
| Induction Cooker Circuit | 89 |
| Programmable Pulse Generator | 91 |
| PPG Registers | |
| Writing Data to PPGTA~PPGTD Register Description | 102 |



| Non-retriggered Function | 102 |
|--|-----|
| Pulse Width Limit Function | 103 |
| PPG Output Signal Description | 103 |
| To Stop the PPG Function | 104 |
| To Start the PPG Operation | 104 |
| Inverting Voltage Protection Function | 104 |
| PPGTA Approach Function | 105 |
| IGBT Driver | 111 |
| LDO | |
| Level Shifter | |
| Voltage Detector | |
| Comparators and Operational Amplifier | |
| Comparators | |
| Operational Amplifier | |
| Over Voltage Protection – OVP | |
| Over Voltage Protection Operation | |
| Over Voltage Protection Control Registers | |
| OVP Comparator Offset Calibration Function | |
| · | |
| Peripheral Clock Output | |
| Peripheral Clock Output Operation | |
| Peripheral Clock Output Register | |
| Cyclic Redundancy Check – CRC | |
| CRC Registers | |
| CRC Operation | 127 |
| Low Voltage Detector – LVD | 129 |
| LVD Register | 129 |
| LVD Operation | 130 |
| Interrupts | 130 |
| Interrupt Registers | 130 |
| Interrupt Operation | 134 |
| OVP Interrupt | 136 |
| Comparator Interrupts | 136 |
| A/D Converter Interrupt | 136 |
| EEPROM Interrupt | 136 |
| LVD Interrupt | 136 |
| Timer/Event Counter Interrupts | 137 |
| PPGINT Interrupt | 137 |
| PPGTIMER Interrupt | 137 |
| PPGATCD Interrupt | 137 |
| PPG Re-trigger Interrupt | 137 |
| I ² C Interrupt | 138 |
| Interrupt Wake-up Function | |
| Programming Considerations | 138 |



| Application Circuits | 139 |
|---|-----|
| Instruction Set | 140 |
| Introduction | |
| Instruction Timing | 140 |
| Moving and Transferring Data | 140 |
| Arithmetic Operations | 140 |
| Logical and Rotate Operation | 141 |
| Branches and Control Transfer | 141 |
| Bit Operations | 141 |
| Table Read Operations | 141 |
| Other Operations | 141 |
| Instruction Set Summary | 142 |
| Table Conventions | |
| Extended Instruction Set | 144 |
| Instruction Definition | 146 |
| Extended Instruction Definition | |
| Package Information | 162 |
| 16-pin NSOP (150mil) Outline Dimensions | |



Features

CPU Features

- · Operating voltage
 - f_{SYS}=16MHz: 3.3V~5.5V
- Up to $0.25\mu s$ instruction cycle with 16MHz system clock at $V_{DD}=5V$
- · Power down and wake-up functions to reduce power consumption
- · Oscillator types
 - Internal High Speed 16MHz RC HIRC
 - Internal Low Speed 32kHz RC LIRC
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- · Fully integrated internal oscillators require no external components
- All instructions executed in 1~3 instruction cycles
- · Table read instructions
- 115 powerful instructions
- 8-level subroutine nesting
- · Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 4K×16
- Data Memory: 256×8
- True EEPROM Memory: 32×8
- · Watchdog Timer function
- 12 bidirectional I/O lines
- 9 external channel 12-bit resolution A/D converter with Internal Reference Voltage V_{BG}
- 9-bit programmable pulse generator
 - Pulse width limit function
 - Continuous heating function
 - Two sets of 9-bit PPG preload registers and two sets of 9-bit timer approach registers
 - Non-retriggered control from 8-bit Timer/Event Counter 1
 - Active high pulse, active low pulse, force low or force high output
- Three 8-bit programmable timer/event counters
 - Timer/Event Counter 0 can be configured to count synchronism pulse number or measure synchronism pulse high or low period
 - Timer/Event Counter 1 can be configured to implement PPG non-retriggered function
- · Four comparators
- Single Operational Amplifier OPAMP
- Single Over Voltage Protection OVP
- · Peripheral clock output
- I²C Interface
- Integrated 16-bit Cyclic Redundancy Check function CRC
- · Low voltage reset function
- · Low voltage detect function
- Package type: 16-pin NSOP

Rev. 1.80 7 November 14, 2023



IGBT Driver Features

- Integrated Low Dropout Voltage Regulator LDO
 - Output driving capability: 30mA(Max.)
 - Low quiescent current: 5μA(Typ.)
 - Low drop voltage
- · Integrated Level Shifter
- · Voltage detect protection for level shift output enable control
 - ◆ Detect V_{DD}
 - Detect V_{CC2}

General Description

The HT45F0059 is a Flash Memory type 8-bit high performance RISC architecture microcontroller especially designed for induction cooker applications.

For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 12-bit A/D converter, an OPAMP and multiple comparators functions. Easy communication with the outside world is provided using the internal I²C interface. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments. In addition, the device can generate two types voltage slew-rate (Quick Slew-Rate or Slow Slew-Rate) by the integrated Level Shifter to drive IGBT gate. Users can control the IGBT driving pulse wave time and the voltage slew-rate to achieve the induction cooker low power continuous heating function and reduce EMI interference.

The device also includes fully integrated high and low speed oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.


The device contains all the level shifting circuitry required match the high voltage and high current requirements of IGBT devices. To prevent malfunctions and possible system damage, an internal voltage detector monitors the system voltage level to determine if the level shifter can be enabled or not.

The inclusion of flexible I/O programming features, Timers, a Programmable Pulse Generator, an Over Voltage Protection, a Peripheral Clock Output along with many other features ensure that the device will find excellent use in induction cooker applications.


Rev. 1.80 8 November 14, 2023



Block Diagram



Pin Assignment



- Note: 1. If the pin-shared pin functions have multiple outputs simultaneously, the desired pin-shared function is determined by the corresponding software control bits.
 - 2. The OCDSDA and OCDSCK pins are supplied for the OCDS dedicated pins and as such only available for the HT45V0059 device which is the OCDS EV chip for the HT45F0059 device.

Rev. 1.80 9 November 14, 2023



Pin Description

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

| Pin Name | Function | ОРТ | I/T | O/T | Descriptions |
|----------------------|----------|----------------------|-----|------|---|
| | PA0 | PAPU PAWU PAS0 | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
| PA0/SDA/ICPDA/OCDSDA | SDA | PAS0 IFS | ST | CMOS | I ² C data line |
| | ICPDA | _ | ST | CMOS | ICP data/address |
| | OCDSDA | _ | ST | CMOS | OCDS data/address pin, for EV chip only |
| PA1/OPOUT/AN8 | PA1 | PAPU PAWU PAS0 | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
| | OPOUT | PAS0 | _ | AN | OPAMP output pin |
| | AN8 | PAS0 | AN | _ | A/D converter external input 8 |
| | PA2 | PAPU PAWU PAS0 | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
| PA2/SCL/OPROUT/AN2/ | SCL | PAS0 IFS | ST | NMOS | I ² C clock line |
| ICPCK/OCDSCK | OPROUT | PAS0 | _ | AN | OPAMP output pin |
| | AN2 | PAS0 | AN | _ | A/D converter external input 2 |
| | ICPCK | _ | ST | _ | ICP clock pin |
| | OCDSCK | _ | ST | _ | OCDS clock pin, for EV chip only |
| | PA3 | PAPU PAWU PAS0 | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
| PA3/TC0/CP0P/AN9 | TC0 | PAS0 | ST | _ | Timer/Event Counter 0 clock input |
| | CP0P | PAS0 | AN | _ | Comparator 0 non-inverting input |
| | AN9 | PAS0 | AN | _ | A/D converter external input 9 |
| | PA4 | PAPU PAWU PAS1 | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
| PA4/C2VO/AN4/VREF | C2VO | PAS1 | _ | CMOS | Comparator 2 output |
| | AN4 | PAS1 | AN | _ | A/D converter external input 4 |
| | VREF | PAS1 | AN | _ | A/D converter external reference voltage input |
| PA6/CP2N/AN6 | PA6 | PAPU PAWU PAS1 | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
| | CP2N | PAS1 | AN | _ | Comparator 2 inverting input |
| | AN6 | PAS1 | AN | _ | A/D converter external input 6 |
| PA7/CP2P/AN5 | PA7 | PAPU PAWU PAS1 | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
| | CP2P | PAS1 | AN | _ | Comparator 2 non-inverting input |
| | AN5 | PAS1 | AN | _ | A/D converter external input 5 |

Rev. 1.80 10 November 14, 2023



| Pin Name | Function | ОРТ | I/T | O/T | Descriptions |
|---------------------|----------|--------------|-----|------|---|
| | PB0 | PBPU PBS0 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| PB0/SDA/OPINN/OPINP | SDA | PBS0 IFS | ST | CMOS | I ² C data line |
| | OPINN | PBS0 | AN | _ | OPAMP inverting input |
| | OPINP | PBS0 | AN | _ | OPAMP non-inverting input |
| | PB1 | PBPU PBS0 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| PB1/PCK/C1VO/C3VO | PCK | PBS0 | _ | CMOS | PCK output |
| | C1VO | PBS0 | _ | CMOS | Comparator 1 output |
| | C3VO | PBS0 | _ | CMOS | Comparator 3 output |
| | PB2 | PBPU PBS0 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| PB2/OVPI1/AN1 | OVPI1 | PBS0 | AN | _ | OVP non-inverting input 1 |
| | AN1 | PBS0 | AN | _ | A/D converter external input 1 |
| | PB3 | PBPU PBS0 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| PB3/PPGIN/CP0N/AN0 | PPGIN | PBS0 | ST | _ | PPG external trigger input |
| | CP0N | PBS0 | AN | _ | Comparator 0 inverting input |
| | AN0 | PBS0 | AN | _ | A/D converter external input 0 |
| | PB4 | PBPU PBS1 | ST | CMOS | General purpose I/O. Register enabled pull-up |
| PB4/SCL/C0VO/AN3 | SCL | PBS0 IFS | ST | NMOS | I ² C clock line |
| | C0VO | PBS1 | _ | CMOS | Comparator 0 output |
| | AN3 | PBS1 | AN | _ | A/D converter external input 3 |
| PPGH | PPGH | _ | _ | CMOS | Programmable pulse generator (PPG) level shift output pin. There is a $300 k\Omega$ pull-low resistor internally connected to this pin. |
| VCC1/VCC2 | VCC1 | _ | PWR | _ | LDO positive power supply pin |
| V C C 1/ V C C Z | VCC2 | _ | PWR | _ | Level shift positive power supply pin |
| VDD | VDD | _ | PWR | _ | Digital positive power supply / LDO voltage output |
| VSS | VSS | | PWR | | Digital negative power supply |

Legend: I/T: Input type; O/T: Output type;
OPT: Optional by register option; PWR: Power;

ST: Schmitt Trigger input; CMOS: CMOS output; NMOS: NMOS output; AN: Analog signal.

Internally Connected Signal

Several lines are not connected to external package pins. These lines are interconnection pins between the MCU and the IGBT driver and are listed in the following table.

| MCU Signal Name | IGBT Driver Signal Name | Function | Description |
|--------------------|----------------------------|----------|---|
| | | PPG | Programmable pulse generator output pin. Internally connected to the level shift input PWM1. |
| PPG | PPG PWM1 PWM1 | | Level shift input 1 There is a $25 k\Omega$ pull-low resistor internally connected to this pin. Internally connected to the MCU I/O line PPG. |

Rev. 1.80 11 November 14, 2023



| MCU Signal Name | IGBT Driver Signal Name | Function | ction Description | |
|--------------------|----------------------------|----------|---|--|
| | | PA5 | General purpose I/O. | |
| PA5/PPG2 PWM2 | | PPG2 | Programmable pulse level generator output pin. Internally connected to the level shift input PWM2. | |
| PA5/PPG2 | 1 441417 | PWM2 | Level shift input 2 There is a $25k\Omega$ pull-low resistor internally connected to this pin. Internally connected to the MCU I/O line PPG2. | |

Note: The internal signals, PPG and PPG2, are internally connected to the IGBT driver inputs, PWM1 and PWM2, respectively which should be properly configured to control the Level Shifter. Refer to the "Level Shifter" chapter for more details.

Absolute Maximum Ratings

| Supply Voltage | V _{SS} -0.3V to 24V |
|-------------------------|----------------------------------|
| Input Voltage | V_{SS} -0.3V to V_{DD} +0.3V |
| Storage Temperature | -60°C to 150°C |
| Operating Temperature | -40°C to 85°C |
| I _{OH} Total | 80mA |
| Iol Total | 80mA |
| Total Power Dissipation | 500mW |

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

Operating Voltage Characteristics

Ta=25°C

| Symbol | Parameter | Test Conditions | Min. | Тур. | Max. | Unit |
|-----------------|--------------------------|--|------|------|------|------|
| \/ | Operating Voltage (HIRC) | f _{SYS} =f _{HIRC} =16MHz | 3.3 | _ | 5.5 | V |
| V _{DD} | Operating Voltage (LIRC) | f _{SYS} =f _{LIRC} =32kHz | 3.3 | _ | 5.5 | V |

Operating Current Characteristics

Ta=25°C

| Symbol | Parameter | | Test Conditions | Min. | Тур. | Max. | Unit |
|-----------------|--------------------------|-----------------|--|---------|------|------|------|
| Syllibol | Farameter | V _{DD} | Conditions | IVIIII. | | | |
| | Operating Current (HIRC) | 5V | f _{SYS} =f _{HIRC} =16MHz | _ | 3.2 | 4.8 | mA |
| I _{DD} | Operating Current (LIRC) | 5V | f _{SYS} =f _{LIRC} =32kHz | _ | 30 | 50 | μA |

Note: When using the characteristic table data, the following notes should be taken into consideration.

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

Rev. 1.80 12 November 14, 2023



Standby Current Characteristics

Ta=25°C

| Symbol | Standby Mode | | Test Conditions | Min. | Тур. | Max. | Unit |
|------------------|-------------------|------------------------|--|---------|------|------|------|
| | Standby Wode | V _{DD} | Conditions | IVIIII. | īyp. | Wax. | Unit |
| | SLEEP Mode | 5V | WDT on | _ | 3 | 5 | μA |
| I _{STB} | IDLE0 Mode (LIRC) | 5V | f _{SUB} on | _ | 5 | 10 | μA |
| | IDLE1 Mode (HIRC) | 5V | f _{SUB} on, f _{SYS} =16MHz | _ | 1.4 | 2.0 | mA |

Note: When using the characteristic table data, the following notes should be taken into consideration.

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

High Speed Internal Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of 5V.

| Cumbal | Dovometer | Tes | Min | Tim | May | Unit | |
|-------------------|--|------------------------|------------|-------|------|-------|-------|
| Symbol | Parameter | V _{DD} | Temp. | Min. | Тур. | Max. | Unit |
| | 5V | 25°C | -1% | 16 | +1% | | |
| _ | ACMULT Maite a Triange of LUDG Free guess of | 34 | -40°C~85°C | -2% | 16 | +2% | NALI= |
| f _{HIRC} | 16MHz Writer Trimmed HIRC Frequency | 3.3V~ | 25°C | -2.5% | 16 | +2.5% | MHz |
| | | | -40°C~85°C | -3% | 16 | +3% | i. |

Note: 1. The 5V values for V_{DD} are provided as this is the fixed voltage at which the HIRC frequency is trimmed by the writer.

2. The row below the 5V trim voltage row is provided to show the values for the specific V_{DD} range operating voltage.


Low Speed Internal Oscillator Characteristics - LIRC

| Symbol | Parameter | Test | Conditions | Min. | Typ. | Max. | Unit |
|--------------------|--------------------|-----------------|------------|---------|------|--------|-------|
| | Parameter | V _{DD} | Temp. | IVIIII. | iyp. | IVIAX. | Offic |
| f _{LIRC} | LIRC Frequency | 3.3V~5.5V | -40°C~85°C | -7% | 32 | +7% | kHz |
| t _{START} | LIRC Start-up Time | _ | 25°C | | _ | 100 | μs |

Rev. 1.80 13 November 14, 2023



Operating Frequency Characteristic Curve



System Start Up Time Characteristics

Ta=25°C

| Symbol | Parameter | Test Conditions | Min. | Тур. | Max. | Unit |
|---------------------|--|---|------|------|------|-------------------|
| | System Start-up Time | f _{SYS} =f _H ~f _H /64, f _H =f _{HIRC} | _ | 16 | _ | tsys |
| | Wake-up from Condition where f _{SYS} is Off | f _{SYS} =f _{SUB} =f _{LIRC} | _ | 2 | _ | tsys |
| | System Start-up Time | f _{SYS} =f _H ~f _H /64, f _H =f _{HIRC} | _ | 2 | _ | tsys |
| tsst | Wake-up from Condition where f _{SYS} is On | f _{SYS} =f _{SUB} =f _{LIRC} | _ | 2 | _ | tsys |
| | System Speed Switch Time FAST to SLOW Mode or SLOW to FAST Mode | f_{HIRC} switches from off \rightarrow on | _ | 16 | _ | t _{HIRC} |
| | System Reset Delay Time Reset Source from Power-on Reset or LVR Hardware Reset | RR _{POR} =5V/ms | 14 | 16 | 18 | ms |
| t _{RSTD} | System Reset Delay Time LVRC/WDTC Register Software Reset | _ | | | | |
| | System Reset Delay Time WDT Overflow Reset | _ | 14 | 16 | 18 | ms |
| t _{SRESET} | Minimum Software Reset Width to Reset | _ | 45 | 90 | 120 | μs |

Note: 1. For the System Start-up time values, whether f_{SYS} is on or off depends upon the mode type and the chosen f_{SYS} system oscillator. Details are provided in the System Operating Modes section.

- 2. The time units, shown by the symbols t_{HIRC} , t_{SYS} etc. are the inverse of the corresponding frequency values as provided in the above tables. For example $t_{HIRC} = 1/f_{HIRC}$, $t_{SYS} = 1/f_{SYS}$ etc.
- 3. If the LIRC is used as the system clock, then an additional LIRC start up time, t_{START} , as provided in the LIRC frequency table, must be added to the t_{SST} time in the table above.
- 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

Rev. 1.80 14 November 14, 2023



Input/Output Characteristics

Ta=25°C

| Symbol | Parameter | Т | est Conditions | Min. | Tvn | Max. | Unit |
|-----------------|---|-----------------|-------------------------------------|--------------------|------|--------------------|-------|
| Syllibol | Farameter | V _{DD} | Conditions | IVIIII. | Тур. | IVIAX. | Oilit |
| VII | Input Low Voltage for I/O Ports or Input Pins | 5V | | 0 | _ | 1.5 | V |
| VIL | input Low voitage for 1/O Forts of input Filis | | _ | 0 | _ | 0.2V _{DD} | ٧ |
| VIH | Input High Voltage for I/O Ports or Input Pins | | | 3.5 | _ | 5.0 | V |
| VIH | | | _ | 0.8V _{DD} | _ | V_{DD} | · • |
| I _{OL} | Sink Current for I/O Ports | 5V | V _{OL} =0.1V _{DD} | 32 | 65 | _ | mA |
| Іон | Source Current for I/O Ports | 5V | V _{OH} =0.9V _{DD} | -8 | -16 | _ | mA |
| R _{PH} | ull-High Resistance for I/O Ports ^(Note) | | _ | 10 | 30 | 60 | kΩ |
| t _{TC} | TC0 Input Pin Minimum Pulse Width | _ | _ | 25 | _ | _ | ns |

Note: The R_{PH} internal pull high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.

A/D Converter Electrical Characteristics

Ta=25°C, unless otherwise specified

| Comple ed | Dame | | Test Conditions | Min. | T | May | 11:0:4 |
|--------------------|---|-----------------|---|-------|------|-----------|-------------------|
| Symbol | Parameter | V _{DD} | Conditions | Wiin. | Тур. | Max. | Unit |
| V _{ADI} | Input Voltage | _ | _ | 0 | _ | V_{REF} | V |
| V _{REF} | Reference Voltage | _ | _ | 2 | _ | V_{DD} | V |
| N _R | Resolution | _ | _ | _ | _ | 12 | Bit |
| DNL | Differential Non-linearity | _ | V _{REF} =V _{DD} , t _{ADCK} =0.5µs Ta=-40°C~85°C | -3 | _ | +3 | LSB |
| INL | Integral Non-linearity | _ | V _{REF} =V _{DD} , t _{ADCK} =0.5μs Ta=-40°C~85°C | -4 | _ | +4 | LSB |
| I _{ADC} | Additional Current Consumption for A/D Converter Enable | 5V | No load, t _{ADCK} =0.5μs | _ | 500 | 700 | μА |
| t _{ADCK} | Clock Period | _ | _ | 0.5 | _ | 10.0 | μs |
| t _{ON2ST} | A/D Converter On-to-Start Time | _ | _ | 4 | _ | _ | μs |
| t _{ADS} | Sampling Time | _ | _ | _ | 4 | _ | t _{ADCK} |
| t _{ADC} | Conversion Time (Including A/D Sample and Hold Time) | _ | _ | _ | 16 | _ | t _{ADCK} |

Memory Characteristics

Ta=-40°C~85°C, unless otherwise specified

| Cumbal | Parameter | | est Conditions | Min. | Trees | Max. | Unit |
|-------------------|---------------------------------------|-----------------|----------------|--------------------|-------|-------------|-------|
| Symbol | Farameter | V _{DD} | Conditions | IVIIII. | Тур. | IVIAX. | Ollit |
| V _{RW} | V _{DD} for Read / Write | _ | _ | V_{DDmin} | _ | V_{DDmax} | V |
| Flash Pro | gram Memory / Data EEPROM Memory | | | | | | |
| t _{DEW} | Write Cycle Time – Data EEPROM Memory | _ | _ | _ | 4 | 6 | ms |
| E _P | Cell Endurance – Flash Program Memory | | _ | 10K | _ | _ | E/W |
| ⊏P | Cell Endurance – Data EEPROM Memory | _ | _ | 100K | _ | _ | ⊏/VV |
| t _{RETD} | ROM Data Retention Time | _ | Ta=25°C | _ | 40 | _ | Year |
| RAM Data Memory | | | | | | | |
| V _{DR} | RAM Data Retention Voltage | _ | _ | 1.0 | _ | _ | V |

Note: "E/W" means Erase/Write times.

Rev. 1.80 15 November 14, 2023



LVD & LVR Electrical Characteristics

Ta=25°C, unless otherwise specified

| Coursels all | Damana tan | | Test Conditions | Min | T | Mary | Unit |
|-------------------|--|-----------------|---|------|------|------|------|
| Symbol | Parameter | V _{DD} | Conditions | Min. | Тур. | Max. | Unit |
| | | _ | LVR enable, voltage select 2.1V Ta=-40°C~85°C | | 2.1 | | |
| ., | Low Voltage Reset Voltage | _ | LVR enable, voltage select 2.55V Ta=-40°C~85°C | -5% | 2.55 | +5% | V |
| V _{LVR} | Low voltage Reset voltage | _ | LVR enable, voltage select 3.15V Ta=-40°C~85°C | -5% | 3.15 | +5% | V |
| | | _ | LVR enable, voltage select 3.8V Ta=-40°C~85°C | | 3.8 | | |
| | | _ | LVD enable, voltage select 2.0V Ta=-40°C~85°C | | 2.0 | | |
| | | _ | LVD enable, voltage select 2.2V Ta=-40°C~85°C | | 2.2 | | |
| | | _ | LVD enable, voltage select 2.4V Ta=-40°C~85°C | | 2.4 | | |
| VIVD | Low Voltage Detection Voltage | _ | LVD enable, voltage select 2.7V Ta=-40°C~85°C | -5% | 2.7 | +5% | V |
| VLVD | | _ | LVD enable, voltage select 3.0V Ta=-40°C~85°C | -5% | 3.0 | | V |
| | | _ | LVD enable, voltage select 3.3V Ta=-40°C~85°C | | 3.3 | | |
| | | _ | LVD enable, voltage select 3.6V Ta=-40°C~85°C | | 3.6 | | |
| | | _ | LVD enable, voltage select 4.0V Ta=-40°C~85°C | | 4.0 | | |
| | Operating Current | 5V | LVD enable, LVR enable, VBGEN=0 | _ | 20 | 25 | μA |
| ILVRLVDBG | Operating Current | 5V | LVD enable, LVR enable, VBGEN=1 | _ | 180 | 200 | μA |
| t _{LVDS} | LVDO Stable Time | | For LVR enable, VBGEN=0, LVD off → on, Ta=-40°C~85°C | | _ | 18 | μs |
| | | | TLVR[1:0]=00B | 120 | 240 | 480 | μs |
| t _{LVR} | Minimum Low Voltage Width to Reset | | TLVR[1:0]=01B | 0.5 | 1.0 | 2.0 | ms |
| LLVK | Transmin Low Voltage Vilder to Neset | _ | TLVR[1:0]=10B | 1 | 2 | 4 | ms |
| | | | TLVR[1:0]=11B | 2 | 4 | 8 | ms |
| t _{LVD} | Minimum Low Voltage Width to Interrupt | _ | | 60 | 120 | 240 | μs |

Reference Voltage Characteristics

Ta=25°C, unless otherwise specified

| Symbol | Parameter | | Test Conditions | Min. | Typ. | Max. | Unit |
|------------------|-------------------------------------|------------------------|-----------------|---------|------|--------|-------|
| Syllibol | Farameter | V _{DD} | Conditions | IVIIII. | Typ. | IVIAX. | Ollit |
| V_{BG} | Bandgap Reference Voltage | _ | Ta=-40°C~85°C | -5% | 1.04 | +5% | V |
| t _{BGS} | V _{BG} Turn On Stable Time | _ | No load | _ | _ | 150 | μs |

Note: The V_{BG} voltage is used as the A/D converter internal signal input.

Rev. 1.80 November 14, 2023



Over Voltage Protection Electrical Characteristics

Ta=25°C

| Symbol | Parameter | | Test Conditions | Min. | Tim | Max. | Unit |
|------------------|---------------------------|-----------------|---|---------|------|--------------------|------|
| Symbol | Parameter | V _{DD} | Conditions | IVIIII. | Тур. | IVIAX. | Unit |
| I _{OVP} | Operating Current | 5V | OVPEN=1, D/A converter V _{REF} =V _{DD} | _ | 500 | 750 | μΑ |
| Vos | Input Offset Voltage | 5V | With calibration | -2 | _ | 2 | mV |
| | | | HYS[1:0]=00B | 0 | 0 | 5 | |
| | Hysteresis | 5V | HYS[1:0]=01B | 15 | 30 | 45 | mV |
| V _{HYS} | Tysteresis | 30 | HYS[1:0]=10B | 40 | 60 | 80 | |
| | | | HYS[1:0]=11B 60 | | 80 | 100 | |
| V _{CM} | Common Mode Voltage Range | 5V | _ | Vss | _ | V _{DD} -1 | V |
| DNL | Differential Nonlinearity | 5V | D/A converter V _{REF} =V _{DD} | -1 | _ | +1 | LSB |
| INL | Integral Nonlinearity | 5V | D/A converter V _{REF} =V _{DD} | -1.5 | _ | +1.5 | LSB |
| t _{RP} | OVP Response Time | 5V | OVPDA=10110011B, OVPDEB[2:0]=000, D/A converter V_{REF} = V_{DD} , OVP input=2.1 V ~3.6 V | _ | 1.0 | 1.8 | μs |

Operational Amplifier Electrical Characteristics

Ta=25°C, unless otherwise specified

| 0 | B | | Test Conditions | D.41 | T | | 1114 |
|--------------------|------------------------------------|-----------------|--|----------------------|----------|----------------------|------|
| Symbol | Parameter | V _{DD} | Conditions | Min. | Тур. | Max. | Unit |
| | Additional Current for Operational | 5V | No load | _ | 300 | 450 | |
| I _{OPA} | Amplifier Enable | οv | No load, OPG[1:0]=00B ⁽¹⁾ | _ | 450 | 700 | μA |
| Vos | Input Offset Voltage | 5V | Without calibration (OOF[5:0]=100000B) | -15 | _ | 15 | mV |
| | | | With calibration | -2 | _ | 2 | |
| V _{CM} | Common Mode Voltage Range | 5V | _ | Vss | _ | V _{DD} -1.4 | V |
| Vor | Maximum Output Voltage Range | 5V | _ | V _{SS} +0.1 | _ | V _{DD} -0.1 | V |
| SR | Slew Rate | 5V | No load | 0.6 | 1.8 | _ | V/µs |
| GBW | Gain Bandwidth | 5V | R _{LOAD} =1MΩ, C _{LOAD} =100pF | 600 | 2200 | _ | kHz |
| PSRR | Power Supply Rejection Ratio | 5V | _ | 60 | 80 | _ | dB |
| CMRR | Common Mode Rejection Ratio | 5V | _ | 60 | 80 | _ | dB |
| Ga | OPAMP Gain Accuracy ⁽²⁾ | 5V | Relative gain, Ta=-40 °C~85°C | -5 | _ | 5 | % |
| R _{OPAR2} | OPAR2 Resistance | 5V | _ | 0.75 | 1.00 | 1.25 | kΩ |
| R _{OPAR3} | OPAR3 Resistance | 5V | _ | 0.75 | 1.00 | 1.25 | kΩ |
| R _{OPAR4} | OPAR4 Resistance | 5V | _ | _ | 10 | _ | kΩ |

Note: 1. If the OPAMP is configured as a PGA form, it will measure using the internal gain. The PGA current consumption includes the amplifying resistance current consumption.

2. The PGA gain accuracy is guaranteed only when the PGA output voltage meets the V_{OR} specification.

Rev. 1.80 17 November 14, 2023



Comparator Electrical Characteristics

Ta=25°C


| | | | Test Conditions | | _ | | |
|---|---------------------------------------|-----------------|--|-------|--|---|-----------------|
| Symbol | Parameter | V _{DD} | Conditions | Min. | Тур. | Max. | Unit |
| | | | CnEN=1 (n=0) | _ | 55 | 80 | |
| I _{CMP} | Additional Current for | 5V | CnEN=1 (n=1~2) | _ | 220 | 300 | μA |
| | Comparator Enable | | CnEN=1 (n=3) | _ | 500 | 750 | 1 |
| | | | Without calibration (CnCOF[5:0]=100000B)(n=0) | -15 | _ | 15 | |
| Vos | Input Offset Voltage | _ | Without calibration (CnCOF[4:0]=10000B)(n=1~3) | -15 | _ | 15 | mV |
| | | | With calibration | -2 | _ | 2 | |
| V _{CM} | Common Mode Voltage Range | _ | _ | Vss | _ | V _{DD} -1.0 | ٧ |
| V _{HYS} | Hysteresis | 5V | _ | 20 | 45 | 75 | mV |
| | | | Hysteresis disabled, debounce disabled | _ | 0.8 | 1.5 | |
| | CMPn Interrupt Response Time (n=0) | _ | Hysteresis disabled, debounce enabled, CODBC[5:0]= 000001B~101111B | _ | C0DBC[5:0]× t _{PPGDCK} +0.8 | C0DBC[5:0]× t _{PPGDCK} +1.5 | μs |
| t _{CIRP} | | | Hysteresis disabled, debounce enabled, C0DBC[5:0]=110000B~111111B | _ | 48×t _{PPGDCK} +0.8 | 48×t _{PPGDCK} +1.5 | |
| | CMPn Interrupt | | Hysteresis disabled, debounce disabled ⁽¹⁾ | _ | 0.8 | 1.5 | |
| | Response Time (n=1~3) | | Hysteresis disabled, debounce enabled ⁽¹⁾ | _ | 4×t _{РРGDCК} +0.8 | 4×t _{РРGDCК} +1.5 | μs |
| t _{INTDY} | INT00 Delay Time | 5V | PPGDL[5:0]=000001B~101111B, CMPDBC0=00H | -0.2 | PPGDL[5:0]× t _{PPGDCK} +0.08 | +0.2 | |
| UNIDY | (Include Debounce Time) | JV | PPGDL[5:0]=110000B~111111B, CMPDBC0=00H | -0.2 | 48×t _{PPGDCK} +0.08 | +0.2 | μs |
| | | | | | 0.600 | | |
| | | | | | 0.625 | | |
| | | | | | 0.650 | | |
| V_{R1} | Reference Voltage for | 5V | | -5% | 0.675 | +5% | V _{DD} |
| V K1 | Comparator 1 | 3 | _ | -570 | 0.700 | 1370 | V DD |
| | | | | | 0.725 | | |
| | | | | | 0.750 | | |
| | | | | | 0.775 | | |
| | | | | | 0.600 | | |
| | | | | | 0.625 | | |
| | | | | | 0.650 | | |
| V _{R2} Reference Voltage Comparator 2 | Reference Voltage for | 5V | _ | -5% | 0.675 | +5% | V_{DD} |
| | Comparator 2 | J V | _ | 20 /0 | 0.700 | +5% 5 | טט ע |
| | | | | | 0.725 | | |
| | | | | | 0.750 | | |
| | | | | | 0.775 | | |

Rev. 1.80 November 14, 2023



| Symbol | Doromotor | | Test Conditions | Min. | Tren | May | Unit | |
|-----------------|-----------------------|-----------------|-----------------|--------|-------|------|-----------------|--|
| Symbol | Parameter | V _{DD} | Conditions | IVIII. | Тур. | Max. | Unit | |
| | | | | | 0.075 | +5% | | |
| | | | | | 0.100 | | | |
| | | | | | 0.125 | | | |
| V _{R3} | Reference Voltage for | 5V | | -5% | 0.150 | | V _{DD} | |
| V R3 | Comparator 2 | 30 | _ | -5% | 0.175 | T370 | V DD | |
| | | | | | 0.200 | | | |
| | | | | | 0.225 | | | |
| | | | | | 0.250 | | | |

Note: Load Condition: CLOAD=50pF.



LDO Characteristics

 V_{IN} =18V, Ta=-40°C~85°C, C_{IN} =10 μ F, C_{O} =4.7 μ F, unless otherwise specified

| Symbol | Parameter | | Test Conditions | Min. | Tun | Max. | Unit |
|--------------------------|-------------------------|------------------------|---|---------|------|--------|-------|
| Зунион | Parameter | V _{DD} | Conditions | IVIIII. | Тур. | IVIAX. | Unit |
| V _{IN} | Input Voltage (VCC1) | _ | _ | 16 | _ | 20 | V |
| | | _ | Ta=25°C, Io=1mA | -2% | 5 | 2% | V |
| V_{OUT} | Output Voltage | _ | -40°C≤Ta<85°C, lo=1mA | -5% | 5 | 5% | V |
| | | _ | -40°C≤Ta<85°C, lo=30mA | -5% | 5 | 5% | V |
| Гоит | Output Current (Note) | _ | 16V≤V _{IN} ≤20V, V _{OUT} =5V | _ | _ | 30 | mA |
| I _{QS} | Quiescent Current | _ | V _{IN} =18V, I _O =0mA (No load) | _ | 5 | 8 | μA |
| ΔV_{LINE} | Line Regulation | _ | 16V≤V _{IN} ≤20V, I _O =1mA | _ | _ | 0.2 | %/V |
| ΔV _{ουτ} /ΔΤα | Temperature Coefficient | _ | I ₀ =1mA, 0°C≤Ta<85°C | _ | ±1.5 | ±2 | mV/°C |

Note: Load regulation is measured at a constant junction temperature, using pulse testing with a low ON time and is guaranteed up to the maximum power dissipation. Power dissipation is determined by the input/output differential voltage and the output current. Guaranteed maximum power dissipation will not be available over the full input/output range. The maximum allowable power dissipation at any ambient temperature is $P_D \!\!=\!\! (T_{J(MAX)} \!\!-\! T_a)/\theta_{JA}.$

Rev. 1.80 19 November 14, 2023



Level Shift/Voltage Detector Electrical Characteristics

 $V_{\text{DD}}\text{=}5V\text{, }V_{\text{CC2}}\text{=}18V\text{, }Ta\text{=}25^{\circ}\text{C, }C_{\text{IN}}\text{=}10\mu\text{F, }C_{\text{O}}\text{=}4.7\mu\text{F, unless otherwise specified}$

| Cymphol | Parameter | | Test Conditions | Min. | Typ | Mey | Unit |
|--------------------|---|-----------------|--|--------------------|-------|--------------------|------|
| Symbol | Parameter | V _{DD} | Conditions | IVIIII. | Тур. | Max. | Unit |
| V _{CC2} | Level Shift Power | _ | _ | 16 | _ | 20 | V |
| I _{OPR1} | V _{CC1} Operating Current (Note) | 5V | V _{CC1} =18V, PPG/PPG2=0 (No load) | _ | 5 | 8 | μA |
| I _{OPR2} | V _{CC2} Operating Current (Note) | 5V | V _{CC2} =18V, PPG/PPG2=0 (No load) | _ | 15 | 33 | μA |
| Level Sh | ift | | | | , | | |
| VIH | Input High Voltage of PPG/PPG2 | _ | _ | 0.6V _{DD} | _ | V_{DD} | V |
| VIL | Input Low Voltage of PPG/PPG2 | _ | _ | 0 | _ | 0.3V _{DD} | V |
| Isource | Output Source Current for PPGH Pin | _ | V _{OH} =0.9V _{CC2} , V _{CC2} =18V | -105 | -150 | _ | mA |
| I _{SINK1} | Output Sink Current for PPGH Pin | _ | V _{OL} =0.1V _{CC2} , V _{CC2} =18V | 105 | 150 | _ | mA |
| R _{PD1} | Level Shift Input PPG/PPG2 Pull-Low Resistor | _ | _ | -50% | 25 | +50% | kΩ |
| R _{PD2} | Level Shift Output PPGH Pull-Low Resistor | _ | _ | -50% | 300 | +50% | kΩ |
| Voltage [| Detector | | | | | | |
| ., | V _{DD} Detect Level | | V _{DD} =0→4V, Ta=-40~85°C | -0.15 | 3.00 | +0.15 | V |
| V _{DET1} | Hysteresis | | V _{DD} =0↔4V, Ta=-40~85°C | _ | 250 | _ | mV |
| V | V _{CC2} Detect Level | | V _{CC2} =0→12V, Ta=-40~85°C | -0.45 | 9.00 | +0.45 | V |
| V _{DET2} | Hysteresis | _ | V _{CC2} =0↔12V, Ta=-40~85°C | _ | 750 | _ | mV |
| V _{DET3} | V _{CC2} Detect Level | | V _{CC2} =0→22V, Ta=-40~85°C | -1.03 | 20.60 | +1.03 | V |
| V DET3 | Hysteresis | | V _{CC2} =0↔22V, Ta=-40~85°C | _ | 1100 | | mV |

Note: Operating or Standby current includes the power consumption of level shift circuitry and voltage detector.

I²C Electrical Characteristics

Ta=25°C


| Cumbal | Parameter | | Test Conditions | Min. | Turn | Max. | Unit | |
|---------------------|---|------------------------|-------------------------|---------|------|---------|------|--|
| Symbol | Parameter | V _{DD} | Conditions | IVIIII. | Тур. | wax. | Unit | |
| | 120.04 | | No clock debounce | 2 | _ | _ | | |
| | I ² C Standard Mode (100kHz) f _{SYS} Frequency (Note) | _ | 2 system clock debounce | 4 | _ | _ | MHz | |
| <u>,</u> | requeriey | | 4 system clock debounce | 4 | _ | _ | | |
| f _{I2C} | 120 5 114 1 (400111) 6 | | No clock debounce | 4 | _ | _ | | |
| | I ² C Fast Mode (400kHz) f _{sys} Frequency ^(Note) | _ | 2 system clock debounce | 8 | _ | _ | MHz | |
| | | | 4 system clock debounce | 8 | _ | _ | | |
| | SCI Clack Fraguency | 5V | Standard mode | _ | _ | 100 | kHz | |
| f _{SCL} | SCL Clock Frequency | | Fast mode | _ | _ | 400 | | |
| | SCI Clack High Time | 5V | Standard mode | 3.5 | _ | _ | | |
| t _{SCL(H)} | SCL Clock High Time | 3 0 | Fast mode | 0.9 | _ | µs | | |
| | SCL Clock Low Time | 5V | Standard mode | 3.5 | _ | _ | | |
| t _{SCL(L)} | SCL Clock Low Time | ον | Fast mode | 0.9 | _ | _ | μs | |
| | SCL and SDA Fall Time | 5V | Standard mode | _ | _ | 1.3 | | |
| t _{FALL} | SCL and SDA Fall Time | ον | Fast mode | _ | _ | 0.34 | 1 µs | |
| . | SCL and SDA Rise Time | 5V | Standard mode | | _ | 1.3 | | |
| t _{RISE} | SCL and SDA Rise Time | 50 | Fast mode | | _ | 0.34 µs | | |

Rev. 1.80 20 November 14, 2023



| Cumbal | Parameter | | Test Conditions | Min. | Tren | May | Unit |
|----------------------|------------------------------|------------------------|-----------------|---------|------|------|------|
| Symbol | Parameter | V _{DD} | Conditions | IVIIII. | Тур. | Max. | Unit |
| | ODA Data Catan Time | | Standard mode | 0.25 | _ | | |
| t _{SU(SDA)} | SDA Data Setup Time | 5V | Fast mode | 0.1 | _ | _ | μs |
| t _{H(SDA)} | SDA Data Hold Time | 5V | _ | 0.1 | _ | _ | μs |
| t _{VD(SDA)} | SDA Data Valid Time | 5V | _ | _ | _ | 0.6 | μs |
| _ | Chart Can dition Catus Times | 5 \/ | Standard mode | 3.5 | _ | _ | |
| t _{SU(STA)} | Start Condition Setup Time | 5V | Fast mode | 0.6 | _ | _ | μs |
| t _{H(STA)} | Start Condition Hold Time | 5V | _ | 0.6 | _ | _ | μs |
| | 0, 0, 111, 0, 1 | E\/ | Standard mode | 3.5 | _ | _ | |
| t _{SU(STO)} | Stop Condition Setup Time | 5V | Fast mode | 0.6 | _ | _ | μs |


Note: Using the debounce function can make the transmission more stable and reduce the probability of communication failure due to interference.



Power-on Reset Characteristics

Ta=25°C

| Symbol | Parameter | | Test Conditions | Min. | Typ. | Max. | Unit |
|------------------|---|---|-----------------|-------|------|------|------|
| | | | Conditions | WIII. | тур. | | Unit |
| V_{POR} | V _{DD} Start Voltage to Ensure Power-on Reset | _ | _ | _ | _ | 100 | mV |
| RRPOR | V _{DD} Rising Rate to Ensure Power-on Reset | _ | _ | 0.035 | _ | _ | V/ms |
| t _{POR} | Minimum Time for V _{DD} Stays at V _{POR} to Ensure Power-on Reset | _ | _ | 1 | _ | _ | ms |



Rev. 1.80 21 November 14, 2023




System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of the device take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively, with the exception of branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

Clocking and Pipelining

The main system clock, derived from either the HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining

Rev. 1.80 22 November 14, 2023





Instruction Fetching

Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

| Program Counter | | | | | | | |
|---------------------------|--------------|--|--|--|--|--|--|
| Program Counter High Byte | PCL Register | | | | | | |
| PC11~PC8 | PCL7~PCL0 | | | | | | |

Program Counter

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Stack


This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 8 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

Rev. 1.80 23 November 14, 2023



If the stack is overflow, the first Program Counter save in the stack will be lost.



Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations:
 ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA,
 LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA
- Logic operations:
 AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA,
 LAND, LANDM, LOR, LORM, LXOR, LXORM, LCPL, LCPLA
- Rotation:
 RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC,
 LRR, LRRA, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- Increment and Decrement: INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision:
 JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI,
 LSNZ, LSZA, LSIZ, LSIZA, LSDZ, LSDZA

Rev. 1.80 24 November 14, 2023




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing users the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $4K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as "TABRD [m]" or "TABRDL [m]" respectively when the memory [m] is located in Sector 0. If the memory [m] is located in other sectors except Sector 0, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

Rev. 1.80 25 November 14, 2023



The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "0F00H" which refers to the start address of the last page within the 4K Program Memory of the microcontroller. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "0F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by the TBHP and TBLP registers if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example

```
tempreg1 db ?
                   ; temporary register #1
tempreg2 db?
                   ; temporary register #2
                   ; initialise table pointer - note that this address is referenced
     a,06h
mov
     tblp,a
                   ; to the last page or the page that thhp pointed
mov
mov
     a,0Fh
                   ; initialise high table pointer
mov
     tbhp, a
tabrd tempreg1
                   ; transfers value in table referenced by table pointer
                   ; data at program memory address "OFO6H" transferred to tempreg1 and TBLH
dec tblp
                   ; reduce value of table pointer by one
                   ; transfers value in table referenced by table pointer
tabrd tempred2
                   ; data at program memory address "OFO5H" transferred to tempreg2 and TBLH
                   ; in this example the data "1AH" is transferred to tempreg1 and data "OFH"
                   ; to tempreg2
                   ; sets initial address of program memory
dc 00Ah,00Bh,00Ch,00Dh,00Eh,00Fh,01Ah,01Bh
```

Rev. 1.80 26 November 14, 2023



In Circuit Programming - ICP

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.


As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

| Holtek Writer Pins | MCU Programming Pins | Pin Description | | |
|--------------------|----------------------|---------------------------------|--|--|
| ICPDA | PA0 | Programming Serial Data/Address | | |
| ICPCK | PA2 | Programming Clock | | |
| VDD | VDD | Power Supply | | |
| VSS | VSS | Ground | | |

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and one line for the reset. The technical details regarding the in-circuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

On-Chip Debug Support - OCDS

There is an EV chip named HT45V0059 which is used to emulate the HT45F0059 device. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are

Rev. 1.80 27 November 14, 2023



shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

| Holtek e-Link Pins | EV Chip Pins | Pin Description |
|--------------------|--------------|---|
| OCDSDA | OCDSDA | On-Chip Debug Support Data/Address input/output |
| OCDSCK | OCDSCK | On-Chip Debug Support Clock input |
| VDD | VDD | Power Supply |
| VSS | VSS | Ground |

Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorized into two types, the first of these is an area of RAM, known as the Special Function Data Memory. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.


Structure

The Data Memory is subdivided into two sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. Switching between the different Data Memory sectors is achieved by setting the Memory Pointers to the correct value if using the indirectly accessing method.

The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH.

| Special Purpose Data Memory | General Purpose Data Memory | | | |
|-----------------------------|-----------------------------|--------------------------|--|--|
| Located Sectors | Capacity | Sector: Address | | |
| 0~1 | 256×8 | 0: 80H~FFH 1: 80H~FFH | | |

Data Memory Summary



Data Memory Structure

Rev. 1.80 28 November 14, 2023



Data Memory Addressing

For the device that supports the extended instructions, there is no Bank Pointer for Data Memory. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the extended instructions which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 9 valid bits for this device, the high byte indicates a sector and the low byte indicates a specific address.

General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

Rev. 1.80 29 November 14, 2023



| | Sector 0 | Sector 1 | | Sector 0 | Sector 1 |
|------------|------------------|----------|------------|-----------------|----------|
| 00H | IAR0 | | 40H | CMP1C | EEC |
| 01H | MP0 | | 41H | CMP2C | |
| 02H | IAR1 | | 42H | CMP3C | |
| 03H | MP1L | | 43H | CMPVREF0 | |
| 04H | MP1H | | 44H | CMPVREF1 | |
| 05H | ACC | | 45H | CMPCTL0 | |
| 06H | PCL | | 46H | CMPCTL1 | |
| 07H | TBLP | | 47H | CMPDBC0 | |
| 08H | TBLH | | 48H | CMPDBC1 | |
| 09H | TBHP | | 49H | CMPHYS | |
| 0AH | STATUS | | 4AH | TLVRC | |
| 0BH | | | 4BH | EEA | |
| 0CH | IAR2 | | 4CH | EED | |
| 0DH | MP2L | | 4DH | INTC3 | |
| 0EH | MP2H | | 4EH | PPGTD | |
| 0FH | RSTFC | | 4FH | PPGATC0 | |
| 10H | SCC | | 50H | PPGATC1 | |
| 11H | HIRCC | | 51H | PPGATC2 | |
| 12H | LVRC | | 52H | PPGTMC | |
| 13H | LVDC | | 53H | PPGTMR1 | |
| 14H | PA | | 54H | PPGTMR2 | |
| 15H | PAC | | 55H | PPGTMR3 | |
| 16H | PAPU | | 56H | PPGTMRD ORMC | |
| 17H 18H | PAWU PB | | 57H 58H | PPGRT | |
| | PBC | | 59H | PPGRN | |
| 19H 1AH | PBPU | | 59H 5AH | PPG2CT | |
| 1BH | PAS0 | | 5BH | PPG2C0 | |
| 1CH | PAS1 | | 5CH | PPG2C1 | |
| 1DH | PBS0 | | 5DH | PPG2C2 | |
| 1EH | PBS1 | | 5EH | PPG2C3 | |
| 1FH | WDTC | | 5FH | IICC0 | |
| 20H | INTC0 | | 60H | IICC1 | |
| 21H | INTC1 | | 61H | IICD | |
| 22H | INTC2 | | 62H | IICA | |
| 23H | TMR0C | | 63H | IICTOC | |
| 24H | TMR0 | | 64H | CRCCR | |
| 25H | TMR1C | | 65H | CRCIN | |
| 26H | TMR1 | | 66H | CRCDL | |
| 27H | TMR2C | | 67H | CRCDH | |
| 28H | TMR2 | | 68H | IFS | |
| 29H | PSCR | | 69H | IECC | |
| 2AH | PCKC | | 6AH | | |
| 2BH | SADOL | | 6BH | | |
| 2CH | SADOH | | 6CH | | |
| 2DH | SADC0 | | 6DH | | |
| 2EH | SADC1 | | 6EH | | |
| 2FH | OVPC0 | | 6FH | | |
| 30H | OVPC1 | | 70H | C3LEBC | |
| 31H | OVPC2 | | 71H | C3DA | |
| 32H | OVPDA | | 72H | | |
| 33H | OPC | | 73H | | |
| 34H | OPVOS | | 74H | | |
| 35H | OPS | | 75H | | |
| 36H | PPGC0 PPGC1 | | 76H 77H | | |
| 37H 38H | | | 77 T | | |
| 39H | PPGC2 | | 79H | | |
| 3AH | PPGTA PPGTB | | 73H | | |
| 3BH | PPGTC | | 7BH | | |
| 3CH | PPGTEX | | 7CH | | |
| 3DH | PWLT | | 7DH | | |
| 3EH | PPGPC | | 7EH | | |
| 3FH | CMP0C | | 7FH | | |
| | | | | | |
| | : Unused, read a | s 00H | | | |

Special Purpose Data Memory

Rev. 1.80 30 November 14, 2023



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section; however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will return a result of "00H" and writing to the registers will result in no operation.

Memory Pointers - MP0, MP1L/MP1H, MP2L/MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the extended instructions which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example

Example 1

```
data .section 'data'
adres1 db?
adres2 db?
adres3 db?
adres4 db?
block db?
code .section at 0 'code'
org 00h
start:
     mov a, 04h
                             ; setup size of block
     mov block, a
     mov a, offset adres1
                            ; Accumulator loaded with first RAM address
     mov mp0, a
                             ; setup memory pointer with first RAM address
loop:
     clr IAR0
                             ; clear the data at address defined by MPO
     inc mp0
                             ; increase memory pointer
     sdz block
                             ; check if last memory location has been cleared
     jmp loop
continue:
```



Example 2

```
rambank 1 data1
data1 .section at 080H 'data'
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
data .section 'data'
block db?
code .section at 0 'code'
org 00h
start:
    mov a, 04h
                           ; setup size of block
    mov block, a
    mov a, 01h
                           ; setup the memory sector
    mov mp1h, a
    mov a, offset adres1
                          ; Accumulator loaded with first RAM address
    mov mp11, a
                           ; setup memory pointer with first RAM address
loop:
    clr IAR1
                           ; clear the data at address defined by MP1L
    inc mp11
                           ; increment memory pointer MP1L
    sdz block
                           ; check if last memory location has been cleared
    jmp loop
continue:
```

The important point to note here is that in the examples shown above, no reference is made to specific Data Memory addresses.

Direct Addressing Program Example Using Extended Instructions

```
data .section 'data'
temp db ?
code .section at 0 'code'
org 00h
start:
                           ; move [m] data to acc
    lmov a, [m]
    lsub a, [m+1]
                           ; compare [m] and [m+1] data
snz c
                           ; [m]>[m+1]?
jmp continue
                               ; no
lmov a, [m]
                           ; yes, exchange [m] and [m+1] data
mov temp, a
lmov a, [m+1]
lmov [m], a
mov a, temp
lmov [m+1], a
continue:
```

Note: Here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

Accumulator - ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Rev. 1.80 32 November 14, 2023



Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Option Memory Mapping Register - ORMC

The ORMC register is used to enable Option Memory Mapping function. The Option Memory capacity is 32 words. When a specific pattern of 55H and AAH is consecutively written into this register, the Option Memory Mapping function will be enabled and then the Option Memory code can be read by using the table read instruction. The Option Memory addresses 00H~1FH will be mapped to Program Memory last page addresses E0H~FFH.

To successfully enable the Option Memory Mapping function, the specific pattern of 55H and AAH must be written into the ORMC register in two consecutive instruction cycles. It is therefore recommended that the global interrupt bit EMI should first be cleared before writing the specific pattern, and then set high again at a proper time according to users' requirements after the pattern is successfully written. An internal timer will be activated when the pattern is successfully written. The mapping operation will be automatically finished after a period of 4×t_{LIRC}. Therefore, users should read the data in time, otherwise the Option Memory Mapping function needs to be restarted. After the completion of each consecutive write operation to the ORMC register, the timer will recount.

When the table read instructions are used to read the Option Memory code, both "TABRD [m]" and "TABRDL [m]" instructions can be used. However, care must be taken if the "TABRD [m]" instruction is used, the table pointer defined by the TBHP register must be referenced to the last page. Refer to corresponding sections about the table read instruction for more details.

ORMC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | ORMC7 | ORMC6 | ORMC5 | ORMC4 | ORMC3 | ORMC2 | ORMC1 | ORMC0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **ORMC7~ORMC0**: Option Memory Mapping special pattern

When a special pattern of 55H and AAH is written into this register, the Option Memory access will be enabled. Note that the register content will be cleared after the MCU is woken up from the IDLE/SLEEP mode.

Rev. 1.80 33 November 14, 2023



Status Register - STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by
 executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status register are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

STATUS Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|----|-----|-----|-----|-----|-----|
| Name | SC | CZ | TO | PDF | OV | Z | AC | С |
| R/W | R/W | R/W | R | R | R/W | R/W | R/W | R/W |
| POR | х | х | 0 | 0 | х | х | Х | х |

"x": Unknown

Bit 7 SC: The result of the "XOR" operation which is performed by the OV flag and the MSB of the instruction operation result

Bit 6 CZ: The operational result of different flags for different instructions
For SUB/SUBM/LSUB/LSUBM instructions, the CZ flag is equal to the Z flag.
For SBC/SBCM/LSBC/LSBCM instructions, the CZ flag is the "AND" operation result which is performed by the previous operation CZ flag and current operation zero flag.
For other instructions, the CZ flag will not be affected.

Rev. 1.80 34 November 14, 2023



Bit 5 TO: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa

Bit 2 **Z**: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.

EEPROM Data Memory

This device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 32×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and a data register in Sector 0 and a single control register in Sector 1.

EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Sector 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Sector 1, can only read from or written to indirectly using the MP1L/MP1H or MP2L/MP2H Memory Pointer pairs and Indirect Addressing Register, IAR1/IAR2. Because the EEC control register is located at address 40H in Sector 1, the MP1L or MP2L Memory Pointer must first be set to the value 40H and the MP1H or MP2H Memory Pointer high byte set to the value, 01H, before any operations on the EEC register are executed.

Rev. 1.80 35 November 14, 2023

| Register | Bit | | | | | | | | |
|----------|-----|----|----|------|------|------|------|------|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| EEA | _ | _ | _ | EEA4 | EEA3 | EEA2 | EEA1 | EEA0 | |
| EED | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| EEC | D7 | _ | _ | _ | WREN | WR | RDEN | RD | |

EEPROM Register List

• EEA Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|------|------|------|------|------|
| Name | _ | _ | _ | EEA4 | EEA3 | EEA2 | EEA1 | EEA0 |
| R/W | _ | _ | _ | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | _ | 0 | 0 | 0 | 0 | 0 |

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 **EEA4~EEA0**: Data EEPROM address Data EEPROM address bit 4 ~ bit 0.

• EED Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: Data EEPROM data Data EEPROM data bit 7 ~ bit 0.

• EEC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|---|---|---|------|-----|------|-----|
| Name | D7 | _ | _ | _ | WREN | WR | RDEN | RD |
| R/W | R/W | _ | _ | _ | R/W | R/W | R/W | R/W |
| POR | 0 | _ | _ | _ | 0 | 0 | 0 | 0 |

Bit 7 **D7**: Reserved, must be fixed at "0"

Bit 6~4 Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

0: Disable 1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

Bit 2 WR: EEPROM Write Control

0: Write cycle has finished 1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 RDEN: Data EEPROM Read Enable

0: Disable 1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Rev. 1.80 36 November 14, 2023



Bit 0 RD: EEPROM Read Control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

- Note: 1. The WREN, WR, RDEN and RD cannot be set high at the same time in one instruction. The WR and RD cannot be set high at the same time.
 - 2. Ensure that the f_{SUB} clock is stable before executing the write operation.
 - 3. Ensure that the write operation is totally complete before changing the contents of the EEPROM related registers.

Reading Data from the EEPROM

To read data from the EEPROM, the EEPROM address of the data to be read must first be placed in the EEA register. Then the read enable bit, RDEN, in the EEC register must be set high to enable the read function. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Writing Data to the EEPROM

To write data to the EEPROM, the EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. To initiate a write cycle, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

Rev. 1.80 37 November 14, 2023



EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM write cycle ends, the DEF interrupt request flag will be set. If the global and EEPROM are enabled and the stack is not full, a jump to the EEPROM interrupt vector will take place. When the EEPROM Interrupt is serviced, the EEPROM Interrupt request flag, DEF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts. More details can be obtained in the Interrupt section.

Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

Programming Examples

Reading data from the EEPROM - polling method

```
; user defined address
MOV A, EEPROM ADRES
MOV EEA, A
MOV A, 40H
                        ; setup memory pointer MP1L
MOV MP1L, A
                        ; MP1L points to EEC register
MOV A, 01H
                        ; setup memory pointer MP1H
MOV MP1H, A
                        ; set RDEN bit, enable read operations
SET IAR1.1
SET IAR1.0
                        ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                         ; check for read cycle end
JMP BACK
CLR TAR1
                         ; disable EEPROM read if no more read operations are required
CLR MP1H
MOV A. EED
                         ; move read data to register
MOV READ DATA, A
```

Note: For each read operation, the address register should be re-specified followed by setting the RD bit high to activate a read cycle even if the target address is consecutive.

Rev. 1.80 38 November 14, 2023



Writing Data to the EEPROM - polling method

```
MOV A, EEPROM ADRES
                        ; user defined address
MOV EEA, A
MOV A, EEPROM DATA
                       ; user defined data
MOV EED, A
MOV A, 40H
                        ; setup memory pointer MP1L
MOV MP1L, A
                        ; MP1L points to EEC register
MOV A, 01H
                        ; setup memory pointer MP1H
MOV MP1H, A
CLR EMI
SET IAR1.3
                        ; set WREN bit, enable write operations
SET IAR1.2
                        ; start Write Cycle - set WR bit
SET EMI
BACK:
SZ IAR1.2
                        ; check for write cycle end
JMP BACK
CLR MP1H
```

Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected only through the application program by using some control registers.

Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

| Туре | Name | Frequency |
|------------------------|------|-----------|
| Internal High Speed RC | HIRC | 16MHz |
| Internal Low Speed RC | LIRC | 32kHz |


Oscillator Types

System Clock Configurations

There are two oscillator sources, one high speed oscillator and one low speed oscillator. The high frequency clock f_H is sourced from the internal high speed 16MHz RC oscillator, HIRC. The low frequency clock f_{SUB} is sourced from the internal low speed 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators.

Rev. 1.80 39 November 14, 2023





Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequencie of 16MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is the low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz at full voltage range, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, users can optimise the operation of their microcontroller to achieve the best performance/power ratio.


System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency, $f_{\rm H}$, or low frequency, $f_{\rm SUB}$, source, and is selected using the CKS2~CKS0 bits in the SCC register. The high frequency clock is sourced from the HIRC oscillator, while the low frequency clock source is sourced from the internal clock $f_{\rm SUB}$ which is sourced by the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{\rm H}/2\sim f_{\rm H}/64$.

Rev. 1.80 40 November 14, 2023





Device Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source, $f_H \sim f_H/64$, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

| Operation | CPU | F | Register Se | etting | | £ | | func | |
|-----------|-----|--------|-------------|-----------|------------------------------------|-----------------------|------|-------------------|--|
| Mode | CPU | FHIDEN | FSIDEN | CKS2~CKS0 | f _{SYS} | fн | fsuB | ILIRC | |
| FAST | On | Х | х | 000~110 | f _H ~f _H /64 | On | On | On | |
| SLOW | On | Х | х | 111 | f _{SUB} | On/Off ⁽¹⁾ | On | On | |
| IDLE0 Off | 0 | 1 | 000~110 | Off | Off | On | On | | |
| IDLEO | Oii | U | | 111 | On | Oil | OII | JII | |
| IDLE1 | Off | 1 | 1 | XXX | On | On | On | On | |
| IDLE2 | Off | 1 | 0 | 000~110 | On | On | Off | On | |
| IDLEZ | Oii | ı | U | 111 | Off | OII | Oii | OII | |
| SLEEP | Off | 0 | 0 | XXX | Off | Off | Off | On ⁽²⁾ | |

"x": Don't care

Note: 1. The f_H clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. The f_{LIRC} can be on since the WDT function is always enabled even in the SLEEP mode.

Rev. 1.80 41 November 14, 2023



FAST Mode

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source from the HIRC high speed oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} . The f_{SUB} clock is derived from the LIRC oscillator.

SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit both are low. In the SLEEP mode the CPU will be stopped. The f_{SUB} clock provided to the peripheral function will also be stopped. However the f_{LIRC} clock still continues to operate since the WDT function is always enabled.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

Control Registers

The SCC and HIRCC registers are used to control the system clock and the HIRC oscillator configurations.

| Register | Bit | | | | | | | | |
|----------|------|------|------|---|---|---|--------|--------|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| SCC | CKS2 | CKS1 | CKS0 | _ | _ | _ | FHIDEN | FSIDEN | |
| HIRCC | _ | _ | _ | _ | _ | _ | HIRCF | HIRCEN | |

System Operating Mode Control Register List

Rev. 1.80 42 November 14, 2023



SCC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|---|---|---|--------|--------|
| Name | CKS2 | CKS1 | CKS0 | _ | _ | _ | FHIDEN | FSIDEN |
| R/W | R/W | R/W | R/W | _ | _ | _ | R/W | R/W |
| POR | 0 | 0 | 1 | _ | _ | _ | 0 | 0 |

Bit 7~5 CKS2~CKS0: System clock selection

000: f_H 001: f_H/2 010: f_H/4 011: f_H/8 100: f_H/16 101: f_H/32 110: f_H/64 111: f_{SUB}

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_H or f_{SUB} , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2 Unimplemented, read as "0"

Bit 1 FHIDEN: High frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Bit 0 FSIDEN: Low frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Note: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time = $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$, where $t_{Curr.}$ indicates the current clock period, $t_{Tar.}$ indicates the target clock period and t_{SYS} indicates the current system clock period.

HIRCC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|-------|--------|
| Name | _ | _ | _ | _ | _ | _ | HIRCF | HIRCEN |
| R/W | _ | _ | _ | _ | _ | _ | R | R/W |
| POR | _ | _ | _ | _ | _ | _ | 0 | 1 |

Bit 7~2 Unimplemented, read as "0"

Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set high to enable the HIRC oscillator, the HIRCF bit will first be cleared to zero and then set high after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable 1: Enable


Rev. 1.80 43 November 14, 2023



Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the FAST/SLOW Mode to the SLEEP/IDLE Mode is executed via the HALT instruction. When a HALT instruction is executed, whether the device enter the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.

Rev. 1.80 44 November 14, 2023






SLOW Mode to FAST Mode Switching

In SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the FAST mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to f_{H} ~ f_{H} /64.

However, if $f_{\rm H}$ is not used in SLOW mode and thus switched off, it will take some time to re-oscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.



Rev. 1.80 45 November 14, 2023



Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- · The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting as the WDT function is always enabled.

Rev. 1.80 46 November 14, 2023



Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps in the SLEEP and IDLE0 modes, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs.

In the IDLE1 and IDLE2 modes the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- · An external falling edge on Port A
- · A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, the PDF flag will be set high. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdot Timer reset will be initiated and the TO flag will be set high. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be set using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Rev. 1.80 47 November 14, 2023



Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{LIRC} which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with V_{DD} , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required time-out period as well as the enable WDT and MCU software reset operation.

• WDTC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | WE4 | WE3 | WE2 | WE1 | WE0 | WS2 | WS1 | WS0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |

Bit 7~3 WE4~WE0: WDT function software control

01010 or 10101: Enable Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time, t_{SRESET} , and the WRF bit in the RSTFC register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

000: 28/f_{LIRC} 001: 2¹⁰/f_{LIRC} 010: 2¹²/f_{LIRC} 011: 2¹⁴/f_{LIRC} 100: 2¹⁵/f_{LIRC} 101: 2¹⁶/f_{LIRC} 110: 2¹⁷/f_{LIRC}

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

RSTFC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|------|-----|-----|
| Name | _ | _ | _ | _ | _ | LVRF | LRF | WRF |
| R/W | _ | _ | _ | _ | _ | R/W | R/W | R/W |
| POR | _ | _ | _ | _ | _ | Х | 0 | 0 |

"x": Unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section.

Bit 1 LRF: LVR control register software reset flag

Refer to the Low Voltage Reset section.

Rev. 1.80 48 November 14, 2023



Bit 0 WRF: WDT Control register software reset flag

0: Not occur 1: Occurred

This bit is set high by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to zero by the application program.

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable and reset control of the Watchdog Timer. The WDT function will be enabled when the WE4~WE0 bits are set to a value of 01010B or 10101B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t_{SRESET}. After power on these bits will have a value of 01010B.


| WE4~WE0 Bits | WDT Function |
|------------------|--------------|
| 01010B or 10101B | Enable |
| Any other values | Reset MCU |

Watchdog Timer Function Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bit filed, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the 2^{18} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the 2^{18} division ratio, and a minimum timeout of 8ms for the 2^{8} division ration.



Rev. 1.80 49 November 14, 2023



Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

Reset Functions

There are several ways in which a microcontroller reset can occur, through events occurring internally.

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Power-on Reset Timing Chart

Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is always enabled in the FAST or SLOW mode with a specific LVR voltage, V_{LVR} . If the supply voltage of the device drops to within a range of $0.9V\sim V_{LVR}$ such as might occur when changing the battery, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set high. For a valid LVR signal, a low voltage, i.e., a voltage in the range between $0.9V\sim V_{LVR}$ must exist for greater than the value t_{LVR} specified in the LVD/LVR Electrical Characteristics. If the low voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual t_{LVR} value can be selected by the TLVR1 \sim TLVR0 bits in the TLVRC register.

The actual V_{LVR} value can be selected by the LVS7~LVS0 bits in the LVRC register. If the LVS7~LVS0 bits are changed to some different values by environmental noise, the LVR will reset the device after a delay time, t_{SRESET}. When this happens, the LRF bit in the RSTFC register will be set high. After power on the register will have the value of 01010101B. Note that the LVR function will be automatically disabled when the device enters the IDLE or SLEEP mode.

Rev. 1.80 50 November 14, 2023



Low Voltage Reset Timing Chart

Low Voltage Reset Registers

The LVRC and TLVRC registers are used to control the Low Voltage Reset function.

| Register | | | | | | | | |
|----------|------|------|------|------|------|------|-------|-------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| LVRC | LVS7 | LVS6 | LVS5 | LVS4 | LVS3 | LVS2 | LVS1 | LVS0 |
| TLVRC | _ | _ | _ | _ | _ | _ | TLVR1 | TLVR0 |

Low Voltage Reset Register List

LVRC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|------|------|------|
| Name | LVS7 | LVS6 | LVS5 | LVS4 | LVS3 | LVS2 | LVS1 | LVS0 |
| R/W |
| POR | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

Bit 7~0 LVS7~LVS0: LVR Voltage Select control

01010101: 2.1V 00110011: 2.55V 10011001: 3.15V 10101010: 3.8V

Any other value: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified by the defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a t_{LVR} time. The actual t_{LVR} value can be selected by the TLVR1 \sim TLVR0 bits in the TLVRC register. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the four defined values above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t_{SRESET} . However in this situation the register contents will be reset to the POR value.

TLVRC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|-------|-------|
| Name | _ | _ | _ | _ | _ | _ | TLVR1 | TLVR0 |
| R/W | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR | _ | _ | _ | _ | _ | _ | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TLVR1~TLVR0: Minimum low voltage width to reset time, t_{LVR}, selection

00: (7~8)×t_{LIRC} 01: (31~32)×t_{LIRC} 10: (63~64)×t_{LIRC} 11: (127~128)×t_{LIRC}



RSTFC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|------|-----|-----|
| Name | _ | _ | _ | _ | _ | LVRF | LRF | WRF |
| R/W | _ | _ | _ | _ | _ | R/W | R/W | R/W |
| POR | _ | _ | _ | _ | _ | Х | 0 | 0 |

"x": Unknown

Bit 7~3 Unimplemented, read as "0"
Bit 2 LVRF: LVR function reset flag

0: Not occurred 1: Occurred

This bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.

Bit 1 LRF: LVR control register software reset flag

0: Not occurred 1: Occurred


This bit is set high if the LVRC register contains any non-defined LVRC register values. This in effect acts like a software-reset function. This bit can only be cleared to zero by the application program.

Bit 0 WRF: WDT control register software reset flag

Refer to the Watchdog Timer Control Register section.

Watchdog Time-out Reset during Normal Operation


The Watchdog time-out Reset during normal operation in the FAST or SLOW mode, the Watchdog time-out flag TO will be set high.



WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to zero and the TO and PDF flags will be set high. Refer to the System Start Up Time Characteristics for $t_{\rm SST}$ details.



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart

Rev. 1.80 52 November 14, 2023



Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

| то | PDF | Reset Conditions |
|----|-----|--|
| 0 | 0 | Power-on reset |
| u | u | LVR reset during FAST or SLOW Mode operation |
| 1 | u | WDT time-out reset during FAST or SLOW Mode operation |
| 1 | 1 | WDT time-out reset during IDLE or SLEEP Mode operation |

"u": Unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

| Item | Condition After Reset |
|--------------------|--|
| Program Counter | Reset to zero |
| Interrupts | All interrupts will be disabled |
| WDT | Clear after reset, WDT begins counting |
| Timers | Timers will be turned off |
| Input/Output Ports | I/O ports will be setup as inputs |
| Stack Pointer | Stack Pointer will point to the top of the stack |

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.

| Register | Power On Reset | WDT Time-out (Normal Operation) | WDT Time-out (IDLE/SLEEP) |
|----------|-------------------|------------------------------------|------------------------------|
| IAR0 | 0000 0000 | 0000 0000 | uuuu uuuu |
| MP0 | 0000 0000 | 0000 0000 | uuuu uuuu |
| IAR1 | 0000 0000 | 0000 0000 | uuuu uuuu |
| MP1L | 0000 0000 | 0000 0000 | uuuu uuuu |
| MP1H | 0000 0000 | 0000 0000 | uuuu uuuu |
| ACC | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PCL | 0000 0000 | 0000 0000 | 0000 0000 |
| TBLP | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TBLH | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TBHP | x x x x | uuuu | uuuu |
| STATUS | xx00 xxxx | uu1u uuuu | uu11 uuuu |
| IAR2 | 0000 0000 | 0000 0000 | uuuu uuuu |
| MP2L | 0000 0000 | 0000 0000 | uuuu uuuu |
| MP2H | 0000 0000 | 0000 0000 | uuuu uuuu |
| RSTFC | x 0 0 | u u u | u u u |
| SCC | 00100 | 00100 | u u u u u |
| HIRCC | 0 1 | 01 | u u |
| LVRC | 0101 0101 | 0101 0101 | uuuu uuuu |
| LVDC | 00 0000 | 00 0000 | uu uuuu |
| PA | 1111 1111 | 1111 1111 | uuuu uuuu |
| PAC | 1111 1111 | 1111 1111 | uuuu uuuu |
| PAPU | 0000 0000 | 0000 0000 | uuuu uuuu |

Rev. 1.80 53 November 14, 2023



| Register | Power On Reset | WDT Time-out (Normal Operation) | WDT Time-out (IDLE/SLEEP) |
|----------|-------------------|------------------------------------|------------------------------|
| PAWU | 0000 0000 | 0000 0000 | uuuu uuuu |
| РВ | 1 1111 | 1 1111 | u uuuu |
| PBC | 1 1111 | 1 1111 | u uuuu |
| PBPU | 0 0000 | 0 0000 | u uuuu |
| PAS0 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PAS1 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PBS0 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PBS1 | 0 0 | 0 0 | u u |
| WDTC | 0101 0011 | 0101 0011 | uuuu uuuu |
| INTC0 | -000 0000 | -000 0000 | -uuu uuuu |
| INTC1 | 0000 0000 | 0000 0000 | uuuu uuuu |
| INTC2 | 0000 0000 | 0000 0000 | uuuu uuuu |
| TMR0C | 0000 1000 | 0000 1000 | uuuu uuuu |
| TMR0 | 0000 0000 | 0000 0000 | uuuu uuuu |
| TMR1C | 00-0 -000 | 00-0 -000 | uu-u -uuu |
| TMR1 | 0000 0000 | 0000 0000 | uuuu uuuu |
| TMR2C | 0 -000 | 0 -000 | u -uuu |
| TMR2 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PSCR | 0 0 | 00 | u u |
| PCKC | -0000 | -0000 | - u u u u |
| SADO0L | x x x x | x x x x | uuuu (ADRFS=0) |
| SADOUL | **** | **** | uuuu uuuu (ADRFS=1) |
| SADO0H | xxxx xxxx | xxxx xxxx | (ADRFS=0) |
| | | | (ADRFS=1) |
| SADC0 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SADC1 | 0000 0000 | 0000 0000 | uuuu uuuu |
| OVPC0 | 000000 | 000000 | uuuuuu |
| OVPC1 | 0001 0000 | 0001 0000 | uuuu uuuu |
| OVPC2 | 0000 | 0000 | uuuu |
| OVPDA | 0000 0000 | 0000 0000 | uuuu uuuu |
| OPC | 00 00 | 00 00 | uu uu |
| OPVOS | 0010 0000 | 0010 0000 | uuuu uuuu |
| OPS | 0 0000 | 0 0000 | u uuuu |
| PPGC0 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PPGC1 | 1000 0000 | 1000 0000 | uuuu uuuu |
| PPGC2 | 0 0000 | 0 0000 | u uuuu |
| PPGTA | xxxx xxxx | XXXX XXXX | uuuu uuuu |
| PPGTB | xxxx xxxx | XXXX XXXX | uuuu uuuu |
| PPGTC | XXXX XXXX | XXXX XXXX | uuuu uuuu |
| PPGTEX | - x - x - x - x | - X - X - X - X | - u - u - u - u |
| PWLT | XXXX XXXX | xxxx xxxx | uuuu uuuu |
| PPGPC | 0000 0000 | 0000 0000 | uuuu uuuu |
| CMP0C | 0010 0000 | 0010 0000 | uuuu uuuu |
| CMP1C | 0001 0000 | 0001 0000 | uuuu uuuu |

Rev. 1.80 54 November 14, 2023



| Register | Power On Reset | WDT Time-out (Normal Operation) | WDT Time-out (IDLE/SLEEP) |
|----------|-------------------|------------------------------------|------------------------------|
| CMP2C | 0001 0000 | 0001 0000 | uuuu uuuu |
| CMP3C | 0001 0000 | 0001 0000 | uuuu uuuu |
| CMPVREF0 | -000 -000 | -000 -000 | -uuu -uuu |
| CMPVREF1 | 000 | 000 | uuu |
| CMPCTL0 | 00-0 0000 | 00-0 0000 | uu-u uuuu |
| CMPCTL1 | 0000 -0-0 | 0000 -0-0 | uuuu -u-u |
| CMPDBC0 | 00 0000 | 00 0000 | uu uuuu |
| CMPDBC1 | 000 | 000 | uuu |
| CMPHYS | 0000 | 0000 | uuuu |
| TLVRC | 0 0 | 0 0 | u u |
| EEA | 0 0000 | 0 0000 | u uuuu |
| EED | 0000 0000 | 0000 0000 | uuuu uuuu |
| INTC3 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PPGTD | XXXX XXXX | xxxx xxxx | uuuu uuuu |
| PPGATC0 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PPGATC1 | 00 0000 | 00 0000 | uu uuuu |
| PPGATC2 | -000 0000 | -000 0000 | -uuu uuuu |
| PPGTMC | 0 0-00 | 0 0-00 | u u-uu |
| PPGTMR1 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PPGTMR2 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PPGTMR3 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PPGTMRD | 0000 0000 | 0000 0000 | uuuu uuuu |
| ORMC | 0000 0000 | 0000 0000 | 0000 0000 |
| PPGRT | 0000 0000 | 0000 0000 | uuuu uuuu |
| PPGRN | -000 0000 | -000 0000 | -uuu uuuu |
| PPG2CT | 0000 0000 | 0000 0000 | uuuu uuuu |
| PPG2C0 | 0 0 0 | 0 0 0 | u u u |
| PPG2C1 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PPG2C2 | 1111 1111 | 1111 1111 | uuuu uuuu |
| PPG2C3 | 00 0000 | 00 0000 | uu uuuu |
| IICC0 | 000- | 000- | uuu- |
| IICC1 | 1000 0001 | 1000 0001 | uuuu uuuu |
| IICD | xxxx xxxx | XXXX XXXX | uuuu uuuu |
| IICA | 0000 000- | 0000 000- | uuuu uuu- |
| IICTOC | 0000 0000 | 0000 0000 | uuuu uuuu |
| CRCCR | 0 | 0 | u |
| CRCIN | 0000 0000 | 0000 0000 | uuuu uuuu |
| CRCDL | 0000 0000 | 0000 0000 | uuuu uuuu |
| CRCDH | 0000 0000 | 0000 0000 | uuuu uuuu |
| IFS | 0 0 | 0 0 | u u |
| IECC | 0000 0000 | 0000 0000 | uuuu uuuu |
| C3DA | 0000 0000 | 0000 0000 | uuuu uuuu |
| C3LEBC | 0000 0000 | 0000 0000 | uuuu uuuu |
| EEC | 0 0000 | 0 0000 | u uuuu |

Note: "u" stands for unchanged "x" stands for unknown "-" stands for unimplemented



Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PB. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

| Register | Bit | | | | | | | | | | |
|----------|-------|-------|-------|-------|-------|-------|-------|-------|--|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| PA | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 | | | |
| PAC | PAC7 | PAC6 | PAC5 | PAC4 | PAC3 | PAC2 | PAC1 | PAC0 | | | |
| PAPU | PAPU7 | PAPU6 | PAPU5 | PAPU4 | PAPU3 | PAPU2 | PAPU1 | PAPU0 | | | |
| PAWU | PAWU7 | PAWU6 | PAWU5 | PAWU4 | PAWU3 | PAWU2 | PAWU1 | PAWU0 | | | |
| РВ | _ | _ | _ | PB4 | PB3 | PB2 | PB1 | PB0 | | | |
| PBC | _ | _ | _ | PBC4 | PBC3 | PBC2 | PBC1 | PBC0 | | | |
| PBPU | _ | _ | _ | PBPU4 | PBPU3 | PBPU2 | PBPU1 | PBPU0 | | | |

"—": Unimplemented, read as "0"

I/O Logic Function Register List

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the PAPU~PBPU registers, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input. Otherwise, the pull-high resistors cannot be enabled.

PxPU Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PxPU7 | PxPU6 | PxPU5 | PxPU4 | PxPU3 | PxPU2 | PxPU1 | PxPU0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

PxPUn: I/O Port x Pin pull-high function control

0: Disable

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A and B. However, the actual available bits for each I/O Port may be different.

Note that the PAPU5 bit in the PAPU register should be fixed at "0" after power on.

Rev. 1.80 56 November 14, 2023



Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

• PAWU Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PAWU7 | PAWU6 | PAWU5 | PAWU4 | PAWU3 | PAWU2 | PAWU1 | PAWU0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 PAWU7~PAWU0: PA7~PA0 wake-up function control

0: Disable

1: Enable

Note that the PAWU5 bit in the PAWU register should be fixed at "0" after power on.

I/O Port Control Registers

Each I/O port has its own control register known as PAC~PBC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register.

However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin when the IECM is set to "0".

PxC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|------|------|------|
| Name | PxC7 | PxC6 | PxC5 | PxC4 | PxC3 | PxC2 | PxC1 | PxC0 |
| R/W |
| POR | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

PxCn: I/O Port x pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A and B. However, the actual available bits for each I/O Port may be different.

Note that the port control bit denoted as "D5" in the PAC register should also be cleared to "0" to set the corresponding line as an output after power on.

Rev. 1.80 57 November 14, 2023



Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" Output Function Selection register "n", labeled as PxSn, and Input Function Selection register, labeled as IFS, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as TC0, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be setup as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

| Register Name | Bit | | | | | | | | |
|------------------|-------|-------|-------|-------|-------|-------|-------|-------|--|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| PAS0 | PAS07 | PAS06 | PAS05 | PAS04 | PAS03 | PAS02 | PAS01 | PAS00 | |
| PAS1 | PAS17 | PAS16 | PAS15 | PAS14 | PAS13 | PAS12 | PAS11 | PAS10 | |
| PBS0 | PBS07 | PBS06 | PBS05 | PBS04 | PBS03 | PBS02 | PBS01 | PBS00 | |
| PBS1 | _ | _ | _ | _ | _ | _ | PBS11 | PBS10 | |
| IFS | _ | _ | _ | _ | _ | _ | SCLPS | SDAPS | |

Pin-shared Function Selection Register List

PAS0 Register

Bit 5~4

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PAS07 | PAS06 | PAS05 | PAS04 | PAS03 | PAS02 | PAS01 | PAS00 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 PAS07~PAS06: PA3 Pin-Shared function selection

00: PA3/TC0 01: CP0P 10: AN9 11: CP0P/AN9

PAS05~PAS04: PA2 Pin-Shared function selection

00: PA2 01: OPROUT 10: AN2 11: SCL

Rev. 1.80 58 November 14, 2023



Bit 3~2 PAS03~PAS02: PA1 Pin-Shared function selection

00: PA1 01: OPOUT 10: AN8

11: OPOUT/AN8

Bit 1~0 PAS01~PAS00: PA0 Pin-Shared function selection

00: PA0 01: SDA 10: PA0 11: PA0

PAS1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PAS17 | PAS16 | PAS15 | PAS14 | PAS13 | PAS12 | PAS11 | PAS10 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 PAS17~PAS16: PA7 Pin-Shared function selection

00: PA7 01: CP2P 10: AN5 11: CP2P/AN5

Bit 5~4 PAS15~PAS14: PA6 Pin-Shared function selection

00: PA6 01: CP2N 10: AN6 11: CP2N/AN6

Bit 3~2 PAS13~PAS12: PA5 Pin-Shared function selection

00: PA5 01: Reserved 10: Reserved 11: PPG2

Note: PA5/PPG2 is internally connected signal. These bits must be fixed at "11" to select the PPG2 function.

Bit 1~0 PAS11~PAS10: PA4 Pin-Shared function selection

00: PA4 01: C2VO 10: AN4 11: VREF



• PBS0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PBS07 | PBS06 | PBS05 | PBS04 | PBS03 | PBS02 | PBS01 | PBS00 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 **PBS07~PBS06**: PB3 Pin-Shared function selection

00: PB3/PPGIN

01: CP0N 10: AN0

11: CP0N/AN0

Bit 5~4 **PBS05~PBS04**: PB2 Pin-Shared function selection

00: PB2 01: OVPI1

10: AN1 11: OVPI1/AN1

Bit 3~2 **PBS03~PBS02**: PB1 Pin-Shared function selection

00: PB1 01: PCK 10: C1VO 11: C3VO

Bit 1~0 **PBS01~PBS00**: PB0 Pin-Shared function selection

00: PB0 01: OPINN 10: OPINP 11: SDA

• PBS1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|-------|-------|
| Name | _ | _ | _ | _ | _ | _ | PBS11 | PBS10 |
| R/W | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR | _ | _ | _ | _ | _ | _ | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **PBS11~PBS10**: PB4 Pin-Shared function selection

00: PB4 01: C0VO 10: AN3 11: SCL

• IFS Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|-------|-------|
| Name | _ | _ | _ | _ | _ | _ | SCLPS | SDAPS |
| R/W | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR | _ | _ | _ | _ | _ | _ | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1 SCLPS: SCL input source pin selection

0: PA2 1: PB4


Bit 0 SDAPS: SDA input source pin selection

0: PA0 1: PB0



I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



Logic Function Input/Output Structure

READ PORT Function

The READ PORT function is used to manage the reading of the output data from the data latch or I/O pin, which is specially designed for the IEC60730 self-diagnostic test on the I/O function and A/D paths. There is a register, IECC, which is used to control the READ PORT function. If the READ PORT function is disabled, the pin function will operate as the selected pin-shared function. When a specific data pattern, "11001010", is written into the IECC register, the internal signal named IECM will be set high to enable the READ PORT function. If the READ PORT function is enabled, the value on the corresponding pins will be passed to the accumulator ACC when the read port instruction "mov acc, Px" is executed where the "x" stands for the corresponding I/O port name.

IECC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | IECS7 | IECS6 | IECS5 | IECS4 | IECS3 | IECS2 | IECS1 | IECS0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **IECS7~IECS0**: READ PORT function enable control bit 7 ~ bit 0 11001010: IECM=1 – READ PORT function is enabled

Others: IECM=0 - READ PORT function is disabled

Rev. 1.80 61 November 14, 2023




| READ PORT Function | Disa | bled | Enabled | | | |
|-----------------------------------|-----------|------------------|-----------|---|--|--|
| Port Control Register Bit – PxC.n | 1 | 0 | 1 | 0 | | |
| I/O Function | Pin value | | | | | |
| Digital Input Function | Pin value | | | | | |
| Digital Output Function | 0 | Data latch value | Pin value | | | |
| I ² C: SDA, SCL | Pin value | | | | | |
| Analog Function | 0 | | | | | |

Note: The value on the above table is the content of the ACC register after "mov a, Px" instruction is executed where "x" means the relevant port name.

The additional function of the READ PORT mode is to check the A/D path. When the READ PORT function is disabled, the A/D path from the external pin to the internal analog input will be switched off if the A/D input pin function is not selected by the corresponding selection bits. For the MCU with A/D converter channels, such as A/D AN9~AN0, the desired A/D channel can be switched on by properly configuring the external analog input channel selection bits in the A/D Control Register together with the corresponding analog input pin function is selected. However, the additional function of the READ PORT mode is to force the A/D path to be switched on. For example, when the AN0 is selected as the analog input channel as the READ PORT function is enabled, the AN0 analog input path will be switched on even if the AN0 analog input pin function is not selected. In this way, the AN0 analog input path can be examined by internally connecting the digital output on this shared pin with the AN0 analog input pin switch and then converting the corresponding digital data without any external analog input voltage connected.

Note that the A/D converter reference voltage should be equal to the I/O power supply voltage when examining the A/D path using the READ PORT function.



A/D Channel Input Path Internally Connection

Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes

Rev. 1.80 62 November 14, 2023




place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.

Timer/Event Counters


The provision of timers form an important part of any microcontroller, giving the designer a means of carrying out time related functions. The device contains three count-up timer of 8-bit capacity. The Timer/Event Counter 0 has three different operating modes, it can be configured to operate as a general timer, an external event counter or as a pulse width capture device. The Timer/Event Counter 1 has two different operating modes, it can be configured to operate as a general timer or operate in the mode 0 for the PPG non-retriggered function. The Timer Counter 2 has only one operating mode – timer mode, thus the Timer Counter 2 there is no "/Event", the mode selection bits and the related descriptions. The provision of an internal prescaler to the clock circuitry on gives added range to the timers.

There are two types of registers related to the Timer/Event Counters. The first are the registers that contain the actual value of the timer and into which an initial value can be preloaded. Reading from these registers retrieves the contents of the Timer/Event Counter. The second type of associated registers is the Timer Control Registers which define the timer options and determines how the timers are to be used.



Note: PPGINTO is inverted or non-inverted debounce signal from PPGIN pin or comparator 0 output "C0VO" by software option.


8-bit Timer/Event Counter 0



Note: The INH output signal is used to inhibit further PPG trigger.


8-bit Timer/Event Counter 1





Configuring the Timer/Event Counter Input Clock Source

The Timer/Event Counter n clock is clock source, f_{Tn} , which is sourced from the internal clock f_{PSC} . The f_{PSC} originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} , which is selected using the CLKSEL[1:0] bits in the PSCR register, and then passes through a divider, the division ratio of which is selected by programming the TnPSC2~TnPSC0 bits in the TMRnC register. For the Timer/Event Counter 0, the clock source also can be from an external source or an internal clock source, when selecting an external source, the choice of which is determined by the T0ECS bit in the TMR0C register, it can be from the TC0 pin or the PPGINTO signal. The external clock input allows the user to count external events, measure time internals or pulse widths. While using the internal clock allows the user to generate an accurate time base.



PSCR Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|---------|---------|
| Name | _ | _ | _ | _ | _ | _ | CLKSEL1 | CLKSEL0 |
| R/W | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR | _ | _ | _ | _ | _ | _ | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

 $00: \, f_{SYS} \\ 01: \, f_{SYS}/4 \\ 10/11: \, f_{SUB}$

Rev. 1.80 64 November 14, 2023



Timer/Event Counter Registers - TMR0, TMR1, TMR2

The timer registers are special function registers located in the Special Purpose Data Memory and is the place where the actual timer value is stored. The value in the timer registers increases by one each time an internal clock pulse is received or an external transition occurs on the external timer pin. The timer will count from the initial value loaded by the preload register to the full count of FFH at which point the timer overflows and an internal interrupt signal is generated. Then the timer value will be reset with the initial preload register value and continue counting.

Note that to achieve a maximum full range count of FFH, all the preload registers must first be cleared to zero. It should be noted that after power-on, the preload registers will be in an unknown condition. Note that if the Timer/Event Counter is in an OFF condition and data is written to its preload register, this data will be immediately written into the actual counter. However, if the counter is enabled and counting, any new data written into the preload data register during this period will remain in the preload register and will only be written into the actual counter the next time an overflow occurs.

• TMRn Register (n=0~2)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **D7\simD0**: Timer/Event Counter n pre-load register bit $7 \sim$ bit 0

Timer/Event Counter Control Registers - TMR0C, TMR1C, TMR2C

The flexible features of the Holtek microcontroller Timer/Event Counters enable them to operate in several different modes, the options of which are determined by the contents of their respective control register. The Timer Control Register is known as TMRnC. It is the Timer Control Register together with its corresponding timer registers that control the full operation of the Timer/Event Counter. Before the timer can be used, it is essential that the Timer Control Register is fully programmed with the right data to ensure its correct operation, a process that is normally carried out during program initialisation.

To choose which of the several modes the timer is to operate in, either in the timer mode, the event counting mode, the pulse width measurement mode or the mode 0 for the PPG non-retriggered function, bits 7 and 6 of the Timer Control Register, which are known as the bit pair T0M1/T0M0 or T1M1/T1M0, must be set to the required logic levels. The timer-on bit, which is bit 4 of the Timer Control Register and known as TnON, provides the basic on/off control of the respective timer. Setting the bit high allows the counter to run. Clearing the bit stops the counter. Bits 0~2 of the Timer Control Register determine the division ratio of the input clock prescaler. The prescaler bit settings have no effect if an external clock source is used. If the timer is in the event count or pulse width measurement mode, the active transition edge level type is selected by the logic level of bit 3 of the Timer Control Register TMR0C which is known as T0EG.

Rev. 1.80 65 November 14, 2023



• TMR0C Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|-------|------|------|--------|--------|--------|
| Name | T0M1 | T0M0 | T0ECS | T00N | T0EG | T0PSC2 | T0PSC1 | T0PSC0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

Bit 7~6 T0M1~T0M0: Timer/Event Counter 0 operation mode selection

00: No mode available 01: Event counter mode

10: Timer mode

11: Pulse width mearurement mode

Bit 5 TOECS: Timer/Event Counter 0 external clock source selection

0: TC0 1: PPGINTO

Bit 4 **T0ON**: Timer/Event counter 0 counting enable

0: Disable 1: Enable

Bit 3 **T0EG**: Timer/Event counter 0 active edge selection

In Event Counter Mode:
0: Count on rising edge
1: Count on falling edge

In Pulse Width Measurement Mode:

0: Start counting on the falling edge, stop on the rising edge 1: Start counting on the rising edge, stop on the falling edge

Bit 2~0 T0PSC2~T0PSC0: Timer/Event Counter 0 prescaler rate selection

Timer/Event Counter 0 internal clock f_{T0}=

000: f_{PSC} 001: f_{PSC}/2 010: f_{PSC}/4 011: f_{PSC}/8 100: f_{PSC}/16 101: f_{PSC}/32 110: f_{PSC}/4 111: f_{PSC}/128

TMR1C Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|---|------|---|--------|--------|--------|
| Name | T1M1 | T1M0 | _ | T10N | _ | T1PSC2 | T1PSC1 | T1PSC0 |
| R/W | R/W | R/W | _ | R/W | _ | R/W | R/W | R/W |
| POR | 0 | 0 | _ | 0 | _ | 0 | 0 | 0 |

Bit 7~6 T1M1~T1M0: Timer/Event Counter 1 operation mode selection

00: Mode 0 (PPG non-retriggered function)

01: No mode available

10: Timer mode

11: No mode available

Bit 5 Unimplemented, read as "0"

Bit 4 T10N: Timer/Event Counter 1 counting enable

0: Disable1: Enable

This bit can not be modified by the application program in the Mode 0 to avoid the PPG abnormal operations.

Bit 3 Unimplemented, read as "0"

Rev. 1.80 66 November 14, 2023



Bit 2~0 T1PSC2~T1PSC0: Timer/Event Counter 1 prescaler rate selection

Timer/Event Counter 1 internal clock f_{T1}=

000: f_{PSC} 001: f_{PSC}/2 010: f_{PSC}/4 011: f_{PSC}/8 100: f_{PSC}/16 101: f_{PSC}/32 110: f_{PSC}/64 111: f_{PSC}/128

• TMR2C Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|------|---|--------|--------|--------|
| Name | _ | _ | _ | T2ON | _ | T2PSC2 | T2PSC1 | T2PSC0 |
| R/W | _ | _ | _ | R/W | _ | R/W | R/W | R/W |
| POR | _ | _ | _ | 0 | _ | 0 | 0 | 0 |

Bit 7~5 Unimplemented, read as "0"

Bit 4 **T2ON**: Timer counter 2 counting enable

0: Disable 1: Enable

Bit 3 Unimplemented, read as "0"

Bit 2~0 T2PSC2~T2PSC0: Timer counter 2 prescaler rate selection

Timer counter 2 internal clock f_{T2}=

000: f_{PSC} 001: f_{PSC}/2 010: f_{PSC}/4 011: f_{PSC}/8 100: f_{PSC}/16 101: f_{PSC}/32 110: f_{PSC}/64 111: f_{PSC}/128

Timer/Event Counter Operating Modes

The Timer/Event Counters can operate in different operating modes, any in the timer mode, the event counting mode, the pulse width measurement mode or the mode 0 for the PPG non-retriggered function. The operating mode is selected using the TnM1/TnM0 bits in the TMRnC.

Timer Mode

In this mode, the Timer/Event Counter n can be utilised to measure fixed time intervals, providing an internal interrupt signal each time the Timer/Event Counter n overflows. To operate in this mode, the TnM1~TnM0 bits in the TMRnC register must be set to 10 respectively.

In this mode the internal clock is used as the timer clock. The Timer/Event Counter n clock is clock source, f_{Tn} , which is sourced from the internal clock f_{PSC} . The f_{PSC} originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} , which is selected using the CLKSEL[1:0] bits in the PSCR register, and then passes through a divider, the division ratio of which is selected by programming the TnPSC2~TnPSC0 bits in the TMRnC register. The timer-on bit, TnON must be set high to enable the timer to run. Each time an internal clock high to low transition occurs, the timer increments by one. When the timer is full and overflows, an interrupt sigal is generated and the timer will reload the value already loaded into the preload register and continue counting. A timer overflow condition and corresponding internal interrupts are two of the wake-up sources. However, the internal interrupts can be disabled by ensuring that the Timer/Event Counter n Interrupt Enable bits in the Interrupt control registers are reset to zero.


Rev. 1.80 67 November 14, 2023

Event Counter Mode

This mode only exists in the Timer/Event Counter 0. In this mode, a number of changing logic events, occurring on the external timer TC0 pin or PPGINTO signal, can be recorded by the Timer/Event Counter 0. To operate in this mode, the T0M1~T0M0 bits in the TMR0C register must be set to 01 respectively.

In this mode, the TC0 pin or PPGINTO signal can be used as the Timer/Event Counter 0 clock source, however it is not divided by the internal prescaler. After the other bits in the Timer Control Register have been setup, the enable bit T0ON, which is bit 4 of the Timer Control Register, can be set high to enable the Timer/Event Counter 0 to run. If the Active Edge Select bit, T0EG, which is bit 3 of the Timer Control Register 0, is low, the Timer/Event Counter 0 will increment each time the TC0 pin or PPGINTO signal receives a low to high transition. If the T0EG is high, the counter will increment each time the external timer pin receives a high to low transition. When it is full and overflows, an interrupt signal is generated and the Timer/Event Counter 0 will reload the value already loaded into the preload register and continue counting. The interrupt can be disabled by ensuring that the Timer/Event Counter 0 Interrupt Enable bit in the corresponding Interrupt Control Register. It is reset to zero.

As the external timer pin is shared with an I/O pin, to ensure that the pin is configured to operate as an event counter input pin, two things have to happen. The first is to ensure that the Operating Mode Select bits in the Timer Control Register place the Timer/Event Counter 0 in the Event Counting Mode. The second is to ensure that the port control register configures the pin as an input. It should be noted that in the event counting mode, even if the microcontroller is in the SLEEP or IDLE Mode, the Timer/Event Counter 0 will continue to record externally changing logic events on the timer input TC0 pin or PPGINTO signal. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.



Event Counter Mode Timing Chart (T0EG=1)

Pulse Width Measurement Mode

This mode only exists in the Timer/Event Counter 0. In this mode, the Timer/Event Counter 0 can be utilised to measure the width of pulses applied to the TC0 pin or PPGINTO signal. To operate in this mode, the T0M1~T0M0 bits in the TMR0C register must be set to 11 respectively.

In this mode, the TC0 pin or the PPGINTO signal can be used as the Timer/Event Counter 0 clock source, however it is not divided by the internal prescaler. After the other bits in the Timer Control Register have been setup, the enable bit T0ON, which is bit 4 of the Timer Control Register, can be set high to enable the Timer/Event Counter to run. However it will not actually start counting until an active edge is received on the TC0 pin or the PPGINTO signal.

Rev. 1.80 68 November 14, 2023




If the Active Edge Select bit T0EG, which is bit 3 of the Timer Control Register, is low, once a high to low transition has been received on the TC0 pin or the PPGINTO signal, the Timer/Event Counter will start counting until the TC0 pin or the PPGINTO signal returns to its original high level. At this point the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. If the Active Edge Select bit is high, the Timer/Event Counter will begin counting once a low to high transition has been received on the external timer pin and stop counting when the external timer pin returns to its original low level. As before, the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. It is important to note that in the pulse width measurement mode, the enable bit is automatically reset to zero when the TC0 pin or the PPGINTO signal returns to its original level, whereas in the other modes the enable bit can only be reset to zero under program control.

The residual value in the Timer/Event Counter, which can now be read by the program, therefore represents the length of the pulse received on the TC0 pin or PPGINTO signal. As the enable bit has now been reset, any further transitions on the TC0 pin or the PPGINTO signal will be ignored. The timer cannot begin further pulse width capture until the enable bit is set high again by the program. In this way, single shot pulse measurements can be easily made.

It should be noted that in this mode the Timer/Event Counter is controlled by logical transitions on the TC0 pin or the PPGINTO signal and not by the logic level. When the Timer/Event Counter is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting. The interrupt can be disabled by ensuring that the Timer/Event Counter 0 Interrupt Enable bit in the corresponding Interrupt Control Register, it is reset to zero.

As the TC0 pin is shared with an I/O pin, to ensure that the pin is configured to operate as a pulse width capture pin, two things have to be implemented. The first is to ensure that the Operating Mode Select bits in the Timer Control Register place the Timer/Event Counter in the pulse width measurement mode, the second is to ensure that the port control register configure the pin as an input.



Pulse Width Measurement Mode Timing Chart (T0EG=0)

Mode 0

The Timer/Event Counter 1 has a mode 0 for PPG usage. This mode is used to implement the PPG non-retriggered function. To operate in this mode, the T1M1~T1M0 bits in the TMR1C register must be set to 00 respectively.

In this mode, the Timer/Event Counter 1 starts counting when PPG is stopped and stops when overflow. That means the T1ON will be set once PPG stopped and cleared when overflow. Once an overflow occurs, the counter is reloaded from t the Timer/Event Counter 1 preload register, and generates an interrupt request flag. The interrupt can be disabled by ensuring that the Timer/Event Counter 1 Interrupt Enable bit in the corresponding Interrupt Control Register, it is reset to zero.

Rev. 1.80 69 November 14, 2023



I/O Interfacing

The Timer/Event Counter 0, when configured to run in the event counter or pulse width measurement mode, it can use an external timer pin for its operation. The external timer pin TC0 is used as the Timer/Event Counter 0 clock source by clearing the T0ECS bit to zero. As TC0 pin is a shared pin it must be configured correctly to ensure that it is setup for use as a Timer/Event Counter input pin. This is achieved by ensuring that the mode selects bits in the Timer/Event Counter control register, either the event counter or pulse width measurement mode. Additionally the corresponding Port Control Register bit must be set high to ensure that the pin is setup as an input. Any pull-high resistor connected to this pin will remain valid even if the pin is used as a Timer/Event Counter input.

Programming Considerations

When configured to run in the timer mode, the internal system clock is used as the timer clock source and is therefore synchronised with the overall operation of the microcontroller. In this mode when the appropriate timer register is full, the microcontroller will generate an internal interrupt signal directing the program flow to the respective internal interrupt vector. For the pulse width measurement mode, the internal system clock is also used as the timer clock source but the timer will only run when the correct logic condition appears on the TC0 pin or the PPGINTO signal. As this is an event and not synchronised with the internal timer clock, the microcontroller will only see this event when the next timer clock pulse arrives. As a result, there may be small differences in measured values requiring programmers to take this into account during programming. The same applies if the timer is configured to be in the event counting mode, which again is an event and not synchronised with the internal system or timer clock.

When the Timer/Event Counter n is read, or if data is written to the preload register, the clock is inhibited to avoid errors, however as this may result in a counting error, this should be taken into account by the programmer. Care must be taken to ensure that the timers are properly initialised before using them for the first time. The associated timer enable bits in the interrupt control register must be properly set otherwise the internal interrupt associated with the timer will remain inactive. The edge select, timer mode and clock source control bits in timer control register must also be correctly set to ensure the timer is properly configured for the required application. It is also important to ensure that an initial value is first loaded into the timer registers before the timer is switched on; this is because after power-on the initial values of the timer registers are unknown. After the timer has been initialized the timer can be turned on and off by controlling the enable bit in the timer control register.

When the Timer/Event Counter overflows, its corresponding interrupt request flag in the interrupt control register will be set. If the Timer/Event Counter interrupt is enabled this will in turn generate an interrupt signal. However irrespective of whether the interrupts are enabled or not, a Timer/Event Counter overflow will also generate a wake-up signal if the device is in the SLEEP or IDLE mode. This situation may occur if the Timer/Event Counter is in the Event Counting Mode and if the TCO pin or the PPGINTO signal continues to change state. In such a case, the Timer/Event Counter will continue to count these external events and if an overflow occurs the device will be woken up from its Power-down condition. To prevent such a wake-up from occurring, the timer interrupt request flag should first be set high before issuing the "HALT" instruction to enter the SLEEP or IDLE Mode.

Rev. 1.80 70 November 14, 2023



Timer Program Example

This program example shows how the Timer/Event Counter registers are setup, along with how the interrupts are enabled and managed. Note how the Timer/Event Counter is turned on, by setting bit 4 of the Timer Control Register. The Timer/Event Counter can be turned off in a similar way by clearing the same bit. This example program sets the Timer/Event Counters 0 to be in the timer mode, which uses the internal system clock as their clock source.

Timer Programming Example

```
; PPG INT00 interrupt vector
org Och
org 10h
                 ; Timer Counter O interrupt vector
jmp tmr0int
                ; jump here when Timer O overflows
org 20h
                  ; main program
                  ; internal Timer O interrupt routine
tmr0int:
                  ; Timer 0 main program placed here
begin:
                  ; setup Timer O registers
mov a, 09bh
                  ; setup Timer O preload value
mov tmr0, a
mov a, 081h
                 ; setup Timer O control register
mov tmr0c, a
                 ; timer mode and prescaler set to /2
                 ; setup interrupt register
mov a, 001h
                ; enable master interrupt and both timer interrupts
mov intc0, a
mov a, 001h
mov intcl, a
set tmr0c.4
                ; start Timer 0
```



Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Converter Overview

This device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, the Bandgap reference voltage V_{BG} or the operational amplifier output, OPOUT, the operational amplifier output, OPROUT, or the A/D converter negative power supply, V_{SS} , into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS2~SAINS0 bits together with the SACS3~SACS0 bits. When the external analog signal is to be converted, the corresponding pin-shared control bits should first be properly configured and then desired external channel input should be selected using the SAINS2~SAINS0 and SACS3~SACS0 bits. Note that when the internal analog signal is to be converted, the SAINS2~SAINS0 and SACS3~SACS0 bits should also be properly configured. More detailed information about the A/D input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

| External Input Channels | Internal Signals | Channel Select Bits | | |
|-------------------------|--|-------------------------------|--|--|
| 9: AN0~AN6, AN8~AN9 | 4: V _{BG} , OPOUT, OPROUT, V _{SS} | SAINS2~SAINS0, SACS3~SACS0 | | |

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.



A/D Converter Structure

Rev. 1.80 72 November 14, 2023



A/D Converter Register Description

The overall operation of the A/D converter is controlled using several registers. A read only register pair exists to store the A/D converter data 12-bit value. The remaining two registers are control registers which setup the operating and control function of the A/D converter.

| Register | | | | В | it | | | |
|--------------------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SADOL (ADRFS=0) | D3 | D2 | D1 | D0 | _ | _ | _ | _ |
| SADOL (ADRFS=1) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| SADOH (ADRFS=0) | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 |
| SADOH (ADRFS=1) | _ | _ | _ | _ | D11 | D10 | D9 | D8 |
| SADC0 | START | ADBZ | ADCEN | ADRFS | SACS3 | SACS2 | SACS1 | SACS0 |
| SADC1 | SAINS2 | SAINS1 | SAINS0 | SAVRS1 | SAVRS0 | SACKS2 | SACKS1 | SACKS0 |

A/D Converter Register List

A/D Converter Data Registers - SADOL, SADOH

As this device contains an internal 12-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that A/D data register contents will be unchanged if the A/D converter is disabled.

| ADRFS | | SADOH | | | | | | SADOL | | | | | | | | |
|-------|-----|-------|----|----|-----|-----|----|-------|----|----|----|----|----|----|----|----|
| ADKES | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

A/D Data Registers

A/D Converter Control Registers - SADC0, SADC1

To control the function and operation of the A/D converter, two control registers known as SADC0 and SADC1 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external or internal analog signal inputs must be routed to the converter. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. The SAINS2~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

Rev. 1.80 73 November 14, 2023



SADC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|------|-------|-------|-------|-------|-------|-------|
| Name | START | ADBZ | ADCEN | ADRFS | SACS3 | SACS2 | SACS1 | SACS0 |
| R/W | R/W | R | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 START: Start the A/D conversion

 $0 \rightarrow 1 \rightarrow 0$: Start

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.

Bit 5 ADCEN: A/D converter function enable control

0: Disable 1: Enable

This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is set low, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL will be unchanged.

Bit 4 ADRFS: A/D converter data format select

0: A/D converter data format → SADOH=D[11:4]; SADOL=D[3:0]

1: A/D converter data format \rightarrow SADOH=D[11:8]; SADOL=D[7:0]

This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D data register section.

Bit 3~0 SACS3~SACS0: A/D converter external analog channel input select

0000: AN0 0001: AN1

0111: Reserved, cannot be used

1000: AN8 1001: AN9

1010~1111: Non-existed channel, the input will be floating if selected

SADC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | SAINS2 | SAINS1 | SAINS0 | SAVRS1 | SAVRS0 | SACKS2 | SACKS1 | SACKS0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~5 SAINS0: A/D converter input signal select

000: External input – External analog channel input, ANn

001: Internal input – Internal Bandgap reference voltage, V_{BG}

010: Internal input – Operational amplifier output, OPOUT

011: Internal input - Operational amplifier output, OPROUT

100: Internal input – A/D converter negative power supply, V_{SS}

101~111: External input – External analog channel input, ANn

Rev. 1.80 74 November 14, 2023



Care must be taken if the SAINS2~SAINS0 bits are set from "001" to "100" to select the internal analog signal to be converted. When the internal analog signal is selected to be converted, the external input pin must never be selected as the A/D input signal by properly setting the SACS3~SACS0 bits with a value from 1010 to 1111. Otherwise, the external channel input will be connected together with the internal analog signal. This will result in unpredictable situations such as an irreversible damage.

Bit 4~3 SAVRS1~SAVRS0: A/D converter reference voltage select

00: External VREF pin

01: Internal A/D converter power, V_{DD}

10/11: External VREF pin

These bits are used to select the A/D converter reference voltage. Care must be taken if the SAVRS1~SAVRS0 bits are set to "01" to select the internal A/D converter power as the reference voltage source. When the internal A/D converter power is selected as the reference voltage, the VREF pin cannot be configured as the reference voltage input by properly configuring the corresponding pin-shared function control bits. Otherwise, the external input voltage on VREF pin will be connected to the internal A/D converter power.

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source select

000: f_{SYS} 001: f_{SYS}/2 010: f_{SYS}/4 011: f_{SYS}/8 100: f_{SYS}/16 101: f_{SYS}/32 110: f_{SYS}/64 111: f_{SYS}/128

A/D Converter Operation

The START bit in the SADC0 register is used to start the AD conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS}, can be chosen to be either f_{SYS} or a subdivided version of f_{SYS}. The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f_{SYS} and by bits SACKS2~SACKS0, there are some limitations on the A/D clock source speed range that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK}, is from 0.5µs to 10µs, care must be taken for system clock frequencies. For example, as the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum or larger than the maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where special care must be taken, as the values may be out of the specified A/D clock period range.

Rev. 1.80 75 November 14, 2023



| | | | | A/D Clock P | Period (t _{ADCK}) | | | |
|------------------|--|--|--|--|---|---|---|-----------------------------------|
| f _{sys} | SACKS[2:0] = 000 (f _{SYS}) | SACKS[2:0] = 001 (f _{SYS} /2) | SACKS[2:0] = 010 (f _{SYS} /4) | SACKS[2:0] = 011 (f _{sys} /8) | SACKS[2:0] = 100 (f _{sys} /16) | SACKS[2:0] = 101 (f _{SYS} /32) | SACKS[2:0] = 110 (f _{SYS} /64) | SACKS[2:0] = 111 (fsys/128) |
| 1MHz | 1µs | 2µs | 4µs | 8µs | 16µs* | 32µs* | 64µs* | 128µs* |
| 2MHz | 500ns | 1µs | 2µs | 4µs | 8µs | 16µs* | 32µs* | 64µs* |
| 4MHz | 250ns* | 500ns | 1µs | 2µs | 4µs | 8µs | 16µs* | 32µs* |
| 8MHz | 125ns* | 250ns* | 500ns | 1µs | 2µs | 4µs | 8µs | 16µs* |
| 16MHz | 62.5ns* | 125ns* | 250ns* | 500ns | 1µs | 2µs | 4µs | 8µs |

A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

A/D Converter Reference Voltage

The reference voltage supply to the A/D converter can be supplied from the positive power supply, V_{DD} , or from an external reference source supplied on pin VREF. The desired selection is made using the SAVRS1~SAVRS0 bits. When the SAVRS1~SAVRS0 bits are set to "01", the A/D converter reference voltage will come from the VDD pin. Otherwise, if the SAVRS1~SAVRS0 bits are set to any other value except "01", the A/D converter reference voltage will come from the VREF pin. As the VREF pin is pin-shared with other functions, when the VREF pin is selected as the reference voltage supply pin, the VREF pin-shared function control bits should be properly configured to disable other pin functions. However, if the internal A/D converter power is selected as the reference voltage, the VREF pin must not be configured as the reference voltage input function to avoid the internal connection between the VREF pin to A/D converter power V_{DD} . The analog input values must not be allowed to exceed the value of the selected A/D reference voltage.

A/D Converter Input Signals

All the external A/D analog channel input pins are pin-shared with the I/O pins as well as other functions. The corresponding control bits for each A/D external input pin in the PxS0 and PxS1 register determine whether the input pins are setup as A/D converter analog inputs or whether they have other functions. If the pin is setup to be as an A/D analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.

There are three internal analog signals derived from the Bandgap reference voltage, the operational amplifier output, OPOUT or the operational amplifier output, OPROUT, which can be connected to the A/D converter as the analog input signal by configuring the SAINS2~SAINS0 bits. If the external channel input is selected to be converted, the SAINS2~SAINS0 bits should be set to "000, 101~111" and the SACS3~SACS0 bits can determine which external channel is selected. If the internal analog signal is selected to be converted, the SACS3~SACS0 bits must be configured

Rev. 1.80 76 November 14, 2023



with a value from 1010 to 1111 to switch off the external analog channel input. Otherwise, the internal analog signal will be connected together with the external channel input. This will result in unpredictable situations.

| SAINS[2:0] | SACS[3:0] | Input Signals | Description |
|--------------|-------------------------|---------------------|--|
| 000, 101~111 | 0000~0110, 1000~1001 | AN0~AN6, AN8~AN9 | External pin analog input |
| | 1010~1111 | _ | Non-existed channel, input is floating |
| 001 | 1010~1111 | V_{BG} | Internal Bandgap reference voltage |
| 010 | 1010~1111 | OPOUT | Operational amplifier output |
| 011 | 1010~1111 | OPROUT | Operational amplifier output |
| 100 | 1010~1111 | Vss | A/D converter negative power supply |


A/D Converter Input Signal Selection

Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t_{ADS} takes 4 A/D clock periods and the data conversion takes 12 A/D clock periods. Therefore a total of 16 A/D clock periods for an external input A/D conversion which is defined as t_{ADC} are necessary.

Maximum single A/D conversion rate = $1/(A/D \text{ clock period} \times 16)$

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is $16 \, t_{ADCK}$ where t_{ADCK} is equal to the A/D clock period.



A/D Conversion Timing - External Channel Input

Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

- Step 1
 Select the required A/D conversion clock by correctly programming bits SACKS2~SACKS0 in the SADC1 register.
- Step 2
 Enable the A/D by setting the ADCEN bit in the SADC0 register to one.

Rev. 1.80 77 November 14, 2023



• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS2~SAINS0 bits.

Select the external channel input to be converted, go to Step 4.

Select the internal analog signal to be converted, go to Step 5.

Step 4

If the A/D input signal comes from the external channel input selected by configuring the SAINS2~SAINS0 bits, the corresponding pins should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS3~SACS0 bits. After this step, go to Step 6.

Step 5

Before the A/D input signal is selected to come from the internal analog signal by configuring the SAINS2~SAINS0 bits, the corresponding external input pin must be switched to a non-existed channel input by setting the SACS3~SACS0 bits with a value from 1010 to 1111. The desired internal analog signal then can be selected by configuring the SAINS2~SAINS0 bits. After this step, go to Step 6.

- Step 6
 - Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register.
- Step 7

Select A/D converter output data format by setting the ADRFS bit in the SADC0 register.

- Step 8
 - If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.
- Step 9

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to 0 in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Conversion Function

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of V_{REF} divided by 4096.

$$1 LSB = V_{REF} \div 4096$$

Rev. 1.80 78 November 14, 2023




The A/D converter input voltage value can be calculated using the following equation:

```
A/D input voltage = A/D output digital value \times (V<sub>REF</sub> ÷ 4096)
```

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level.

Note that here the V_{REF} voltage is the actual A/D converter reference voltage determined by the SAVRS1~SAVRS0 bits.



Ideal A/D Transfer Function

A/D Conversion Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example: using an ADBZ polling method to detect the end of conversion

```
clr ADE
                        ; disable ADC interrupt
mov
     a,03H
                        ; select f_{\mbox{\scriptsize SYS}}/8 as A/D clock and select external channel and external
     SADC1,a
mov
                        ; reference input
set
     ADCEN
     a,80h
                        ; setup PBS0 to configure pin ANO
mov.
     PBS0,a
mov
     a,20h
mov
mov
     SADCO, a
                        ; enable A/D and connect ANO channel to A/D converter
start conversion:
     START
                        ; high pulse on start bit to initiate conversion
clr
                        ; reset A/D
set.
     START
                        ; start A/D
clr
     START
polling EOC:
     ADBZ
                        ; poll the SADCO register ADBZ bit to detect end of A/D conversion
SZ
     polling EOC
                        ; continue polling
jmp
                        ; read low byte conversion result value
mov
     a,SADOL
                        ; save result to user defined register
     SADOL buffer, a
mov
                        ; read high byte conversion result value
mov
     a,SADOH
mov
     SADOH buffer, a
                        ; save result to user defined register
    start_conversion ; start next A/D conversion
```

Example: using the interrupt method to detect the end of conversion


```
clr ADE
                      ; disable ADC interrupt
mov a,03H
mov SADC1,a
                  ; select f_{\text{SYS}}/8 as A/D clock and select external channel and external
                      ; reference input
set ADCEN
mov a,80h
                     ; setup PBS0 to configure pin ANO and pin VREF
mov PBS0,a
mov a,20h
mov SADCO, a
                 ; enable A/D converter and connect ANO channel to A/D converter
Start conversion:
clr START
                     ; high pulse on START bit to initiate conversion
set START
                     ; reset A/D
clr START
                     ; start A/D
clr ADF
                     ; clear ADC interrupt request flag
set ADE
                     ; enable ADC interrupt
set EMI
                     ; enable global interrupt
                      ; ADC interrupt service routine
ADC ISR:
mov acc stack,a ; save ACC to user defined memory
mov a,STATUS
mov status stack,a ; save STATUS to user defined memory
                     ; read low byte conversion result value
mov a,SADOL
mov SADOL_buffer,a ; save result to user defined register
mov a,SADOH ; read high byte conversion result value mov SADOH_buffer,a ; save result to user defined register
EXIT INT ISR:
mov a, status stack
mov STATUS,a ; restore STATUS from user defined memory mov a,acc_stack ; restore ACC from user defined memory
reti
```

Rev. 1.80 80 November 14, 2023



I²C Interface

The I²C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.




I²C Master/Slave Bus Connection

I²C Interface Operation


The I²C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I²C bus is identified by a unique address which will be transmitted and received on the I²C bus.

When two devices communicate with each other on the bidirectional I²C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data; however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I²C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I²C device is activated and the related internal pull-high function could be controlled by its corresponding pull-high control register.



Rev. 1.80 81 November 14, 2023





I²C Interface Operation

The IICDEB1 and IICDEB0 bits determine the debounce time of the I^2C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I^2C data transfer speed, there exists a relationship between the system clock, f_{SYS} , and the I^2C debounce time. For either the I^2C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

| I ² C Debounce Time Selection | I ² C Standard Mode (100kHz) | I ² C Fast Mode (400kHz) |
|--|---|-------------------------------------|
| No Debounce | f _{SYS} >2MHz | f _{SYS} >4MHz |
| 2 system clock debounce | f _{SYS} >4MHz | f _{SYS} >8MHz |
| 4 system clock debounce | f _{SYS} >4MHz | f _{sys} >8MHz |

I²C Minimum f_{SYS} Frequency Requirement

I²C Registers

There are three control registers associated with the I²C bus, IICC0, IICC1 and IICTOC, one address register IICA and one data register, IICD.

| Register | Bit | | | | | | | | | | | |
|----------|---------|--------|---------|---------|---------|---------|---------|---------|--|--|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| IICC0 | _ | _ | _ | _ | IICDEB1 | IICDEB0 | IICEN | _ | | | | |
| IICC1 | HCF | HAAS | HBB | HTX | TXAK | SRW | IAMWU | RXAK | | | | |
| IICD | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | |
| IICA | IICA6 | IICA5 | IICA4 | IICA3 | IICA2 | IICA1 | IICA0 | _ | | | | |
| IICTOC | IICTOEN | IICTOF | IICTOS5 | IICTOS4 | IICTOS3 | IICTOS2 | IICTOS1 | IICTOS0 | | | | |

I²C Register List

I²C Data Register

The IICD register is used to store the data being transmitted and received. Before the device writes data to the I²C bus, the actual data to be transmitted must be placed in the IICD register. After the data is received from the I²C bus, the device can read it from the IICD register. Any transmission or reception of data from the I²C bus must be made via the IICD register.

Rev. 1.80 82 November 14, 2023



IICD Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | Х | Х | Х | Х | Х | х | х | Х |

"x": Unknown

Bit $7 \sim 0$ **D7~D0**: I^2C data register bit $7 \sim$ bit 0

I²C Address Register

The IICA register is the location where the 7-bit slave address of the slave device is stored. Bits $7\sim1$ of the IICA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I²C bus, sends out an address, which matches the slave address in the IICA register, the slave device will be selected.

IICA Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|---|
| Name | IICA6 | IICA5 | IICA4 | IICA3 | IICA2 | IICA1 | IICA0 | _ |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | _ |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | _ |

Bit 7~1 IICA6~IICA0: I²C slave address

IICA6~IICA0 is the I^2C slave address bit $6 \sim$ bit 0.

Bit 0 Unimplemented, read as "0"

I²C Control Registers

There are three control registers for the I²C interface, IICC0, IICC1 and IICTOC. The IICC0 register is used to control the enable/disable function and to select the I²C slave mode and debounce time. The IICC1 register contains the relevant flags which are used to indicate the I²C communication status. Another register, IICTOC, is used to control the I²C time-out function and is described in the corresponding section.

IICC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---------|---------|-------|---|
| Name | _ | _ | _ | _ | IICDEB1 | IICDEB0 | IICEN | _ |
| R/W | _ | _ | _ | _ | R/W | R/W | R/W | _ |
| POR | _ | _ | _ | _ | 0 | 0 | 0 | _ |

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **IICDEB1~IICDEB0**: I²C Debounce Time Selection

00: No debounce

01: 2 system clock debounce 10/11: 4 system clock debounce

Note that the I^2C debounce circuit will operate normally if the system clock, f_{SYS} , is derived from the f_H clock or the IAMWU bit is equal to 0. Otherwise, the debounce circuit will have no effect and be bypassed.

Bit 1 IICEN: I²C Enable Control

0: Disable1: Enable

The bit is the overall on/off control for the I²C interface. When the IICEN bit is cleared to zero to disable the I²C interface, the SDA and SCL lines will lose their I²C function and the I²C operating current will be reduced to a minimum value. When the bit is high the I²C interface is enabled. If the IICEN bit changes from low to high, the contents of

the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 Unimplemented, read as "0"

IICC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|------|-----|-----|------|-----|-------|------|
| Name | HCF | HAAS | HBB | HTX | TXAK | SRW | IAMWU | RXAK |
| R/W | R | R | R | R/W | R/W | R | R/W | R |
| POR | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Bit 7 HCF: I²C Bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

Bit 6 HAAS: I²C Bus address match flag

0: Not address match

1: Address match

The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBB**: I²C Bus busy flag

0: I2C Bus is not busy

1: I²C Bus is busy

The HBB flag is the I²C busy flag. This flag will be "1" when the I²C bus is busy which will occur when a START signal is detected. The flag will be set to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4 HTX: I²C slave device is transmitter or receiver selection

0: Slave device is the receiver

1: Slave device is the transmitter

Bit 3 TXAK: I²C Bus transmit acknowledge flag

0: Slave send acknowledge flag

1: Slave do not send acknowledge flag

The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.

Bit 2 SRW: I²C Slave Read/Write flag

0: Slave device should be in receive mode

1: Slave device should be in transmit mode

The SRW flag is the I²C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I²C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Bit 1 IAMWU: I²C Address Match Wake-up control

0: Disable

1: Enable

This bit should be set to 1 to enable the I²C address match wake up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I²C address match wake up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.

Rev. 1.80 84 November 14, 2023



Bit 0 **RXAK**: I²C Bus Receive acknowledge flag

0: Slave receive acknowledge flag


1: Slave does not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus.

I²C Bus Communication

Communication on the I²C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I²C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the IICC1 register will be set and an I²C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and IICTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I²C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I²C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

- Step 1 Configure the corresponding pin-shared function as the I^2C functional pins and set the IICEN bit in the IICC0 register to "1" to enable the I^2C bus.
- Step 2
 Write the slave address of the device to the I²C bus address register IICA.
- Step 3
 Set the IICE interrupt enable bit of the interrupt control register to enable the I²C interrupt.



I²C Bus Initialisation Flowchart



I2C Bus Start Signal

The START signal can only be generated by the master device connected to the I²C bus and not by the slave device. This START signal will be detected by all devices connected to the I²C bus. When detected, this indicates that the I²C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

I²C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I²C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I²C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the IICC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an I²C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and IICTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I²C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.

I²C Bus Read/Write Signal

The SRW bit in the IICC1 register defines whether the master device wishes to read data from the I²C bus or write data to the I²C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I²C bus, therefore the slave device must be setup to send data to the I²C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I²C bus, therefore the slave device must be setup to read data from the I²C bus as a receiver.

I²C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I²C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the IICC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the IICC1 register should be set to "0".


Rev. 1.80 86 November 14, 2023



I²C Bus Data and Acknowledge Signal

The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus. The corresponding data will be stored in the IICD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the IICD register. If setup as a receiver, the slave device must read the transmitted data from the IICD register.


When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the IICC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the IICD register, or in the receive mode where it must implement a dummy read from the IICD register to release the SCL line.

Rev. 1.80 87 November 14, 2023






I2C Bus ISR Flowchart

I²C Time-out Control

In order to reduce the problem of I^2C lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the I^2C is not received for a while, then the I^2C circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an I^2C bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the IICTOC register, then a time-out condition will occur. The time-out function will stop when an I^2C "STOP" condition occurs.



Rev. 1.80 88 November 14, 2023



When an I²C time-out counter overflow occurs, the counter will stop and the IICTOEN bit will be cleared to zero and the IICTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the I²C interrupt vector. When an I²C time-out occurs, the I²C internal circuitry will be reset and the registers will be reset into the following condition:

| Registers | After I ² C Time-out |
|-------------------|---------------------------------|
| IICD, IICA, IICC0 | No change |
| IICC1 | Reset to POR condition |

I²C Registers after Time-out

The IICTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using IICTOS bit field in the IICTOC register. The time-out time is given by the formula: $[(1\sim64)\times32]/f_{SUB}$. This gives a time-out period which ranges from about 1ms to 64ms.

• IICTOC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|--------|---------|---------|---------|---------|---------|---------|
| Name | IICTOEN | IICTOF | IICTOS5 | IICTOS4 | IICTOS3 | IICTOS2 | IICTOS1 | IICTOS0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 **IICTOEN**: I²C Time-out control

0: Disable 1: Enable

Bit 6 IICTOF: I²C Time-out flag

0: No time-out occurred
1: Time-out occurred

Bit 5~0 IICTOS5~IICTOS0: I²C Time-out period selection

I²C time-out clock source is f_{SUB}/32.


I²C time-out time is equal to (IICTOS[5:0]+1) \times (32/f_{SUB}).

Induction Cooker Circuit

The device contains a multi feature fully integrated induction cooker circuit which has PPG output for maximum application flexibility. A multiple function protection mechanism is also provided. The induction cooker circuit consists of a PPG module, four comparators and an operational amplifier.

Rev. 1.80 89 November 14, 2023





Note: 1. The CMPn interrupt is triggered by the CMPnINT falling edge. ($n=1\sim3$)

2. The PPG and PPG2 lines are internally connected to the level shifter PWM1 and PWM2. Its corresponding pin-shared control bits should also be properly configured when it is used.


Induction Cooker Circuit Block Diagram

Rev. 1.80 90 November 14, 2023



Programmable Pulse Generator

The PPG module provides one 9-bit PPG output channel. The PPG has a programmable period of $512\times T$, where T is $1/f_{SYS}$ or $2/f_{SYS}$ for an output pulse width. The PPG pulse width can be limited with using the pulse width limiter timer.



Note: The PPG and PPG2 lines are internally connected to the level shifter PWM1 and PWM2. Its corresponding pin-shared control bits should also be properly configured when it is used.

PPG Block Diagram

The PPG detects a trigger input and outputs a single pulse. The trigger source may come from the INT00 trigger input or from a software trigger bit, which can be configured by software. The PPG line can output an active low pulse, active high pulse, force low or force high by setting the PPGPC register. An external pull-high or pull-low resistor is required if the PPG output is defined as an active low pulse output or an active high pulse output.

The PPG module consists of a PPG control circuit, a PPGTIMER counter, a PPG counter and a PPG output control. The PPG counter consists of a 9-bit up-counter timer, two sets of 9-bit preload data registers and two sets of 9-bit timer approach registers. The programmable pulse generator, PPG, starts counting at the current value in the preload registers and ends at "1FFH→000H". A "000H" data write to the PPGTA[8:0] and PPGTB[8:0] bits yields a pulse width of 512×T output. Once an overflow occurs, the counter is reloaded from the PPG timer counter preload register, and generates a signal to stop the PPG timer. The software trigger bit, PST, will be cleared when the PPG timer overflow occurs.

The PPG counter will be reloaded by one of following conditions:

- 1. A PPG counter overflow.
- 2. When the PPG is off.
- 3. Any action causing the PPG to stop.

Normally, if RLBF=0, the PPG timer is reloaded from the preload register A. If C1RLEN=1 and a C1VOD falling edge occurs, the PPG timer reloads from preload register B and RLBF will be set to "1" until RLBF is cleared by software.

Rev. 1.80 91 November 14, 2023

The PRSEN is the PPG restarting enable or disable bit using the INT00 trigger input and re-trigger timer. If this bit is enabled, the PPG module output can be restarted by an INT00 trigger, re-trigger timer active or by software control by setting the PST bit to "1". Once an INT00 falling edge occurs, the PPG counter will start counting.

The PRSEN bit will be cleared to zero by a C2VOD or C3VOD falling edge, no matter whether the PPG is in an active period or not. This will prevent the PPG module output from being restarted by an INT00 falling edge occurring again, it can only be restarted by software when PRSEN is set again by software.

The PST is a software trigger bit, if this bit is set to "1" the PPG timer will start counting and this bit will be cleared to zero when a PPG timer overflow occurs or when the PPG timer stop counting. If this bit is cleared to "0", the PPG timer will stop counting.

When the PPG timer is counting and if an INT00 falling edge trigger input occurs, re-trigger timer active or if a software control bit PST is set, the PPG timer counter will not be affected, that is a trigger from INT00, re-trigger timer active or PST will have no effect. PST can also be used as a status bit for the PPG timer output.

The PPG output is determined by the PPGPC register setting. If the PPGPC[7:0] bits are set to "01010101B", the PPG output will be defined as an active low pulse output. If the PPGPC[7:0] bits are set to "10101010B", the PPG output will be defined as an active high pulse output. If the PPGPC[7:0] bits are set to "00110010B", this will force the PPG output low. If the PPGPC[7:0] bits are set to "00110011B", this will force the PPG output high. If the PPGPC[7:0] bits are set to "10001101", the PPG output an active high pulse, inactive low pulse. If the PPGPC[7:0] bits are set to any other values, other than the four defined values above, the PPG output will be floating. If the PPG output is selected other than 10001101 as the output state, the PPG2 output will be fixed at low.

When the PPG timer starts counting and whether it is synchronised with the clock or not is determined by the PTSYN bit in the PPGC0 register.

When using the PPG function, the most important point to note is to ensure that the CMP1 settings and C1VOD signal set high before setting the PPGC2 register. Since the C1VOD signal state is unknown, if PPGDEC[3:0] \neq 0000, the PPGTA[8:0] value will be automatically incremented by a specific value every $8/f_{SYS}$ or $16/f_{SYS}$ until it is incremented to 1FFH. The incremented value depends on the PPGDEC[3:0] bits.

PPG Registers

The overall operation of the PPG function is controlled using a series of registers. The following table considerations must be taken into account when modifying the relevant bits.

| C1VOD Signal | PPGSAMD | PPGSAEN | PPGTMMD [1:0] | PPGDEB [3:0] | Unchangeable Bits | | | |
|-----------------|---------|---------|---------------------------------------|-----------------|-------------------------------------|--|--|--|
| 0 | | | , , , , , , , , , , , , , , , , , , , | 0000 | _ | | | |
| 0 | X | X | XX | 0001~1111 | PPGTA[8:0] | | | |
| | 0 | 0 | XX | | _ | | | |
| 1 | 0 | 1 | XX | VVVV | PPGTA[8:0], PPGCNT[1:0], PPGSA[2:0] | | | |
| ' | 1 | Х | 01/10 | XXXX | PPGTA[8:0], PPGCNT[1:0], PPGSA[2:0] | | | |
| | 1 | Х | 00/11 | | _ | | | |

"x": Don't care

Rev. 1.80 92 November 14, 2023



| Register | | | | В | Bit | | | |
|----------|---------|-----------|-----------|-----------|----------|----------|----------|----------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PPGC0 | PST | PRSEN | PSPEN | RLBF | PTSYN | PCSD | TRGMOD | C1RLEN |
| PPGC1 | INTS | FPPGDC | PPGDL5 | PPGDL4 | PPGDL3 | PPGDL2 | PPGDL1 | PPGDL0 |
| PPGC2 | _ | _ | _ | DVS | PPGDEC3 | PPGDEC2 | PPGDEC1 | PPGDEC0 |
| PPGTA | PPGTA7 | PPGTA6 | PPGTA5 | PPGTA4 | PPGTA3 | PPGTA2 | PPGTA1 | PPGTA0 |
| PPGTB | PPGTB7 | PPGTB6 | PPGTB5 | PPGTB4 | PPGTB3 | PPGTB2 | PPGTB1 | PPGTB0 |
| PPGTC | PPGTC7 | PPGTC6 | PPGTC5 | PPGTC4 | PPGTC3 | PPGTC2 | PPGTC1 | PPGTC0 |
| PPGTD | PPGTD7 | PPGTD6 | PPGTD5 | PPGTD4 | PPGTD3 | PPGTD2 | PPGTD1 | PPGTD0 |
| PPGTEX | _ | PPGTD8 | _ | PPGTB8 | _ | PPGTC8 | _ | PPGTA8 |
| PWLT | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PPGPC | PPGPC7 | PPGPC6 | PPGPC5 | PPGPC4 | PPGPC3 | PPGPC2 | PPGPC1 | PPGPC0 |
| PPGATC0 | PPGSAEN | PPGSAMD | PPGSCD | PPGADJF | PPGTMMD1 | PPGTMMD0 | PPGACF | PPGADF |
| PPGATC1 | PPGHTMD | _ | _ | PPGCNT1 | PPGCNT0 | PPGSA2 | PPGSA1 | PPGSA0 |
| PPGATC2 | _ | PPGTIMES2 | PPGTIMES1 | PPGTIMES0 | PPGACNT1 | PPGACNT0 | PPGASA1 | PPGASA0 |
| PPGTMC | _ | _ | _ | PPGTON | PPGTEG | _ | PPGTPSC1 | PPGTPSC0 |
| PPGTMR1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PPGTMR2 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PPGTMR3 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PPGTMRD | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| PPGRT | PPGRTEN | PPGRT6 | PPGRT5 | PPGRT4 | PPGRT3 | PPGRT2 | PPGRT1 | PPGRT0 |
| PPGRN | _ | PPGRN6 | PPGRN5 | PPGRN4 | PPGRN3 | PPGRN2 | PPGRN1 | PPGRN0 |
| PPG2CT | PPG2CT7 | PPG2CT6 | PPG2CT5 | PPG2CT4 | PPG2CT3 | PPG2CT2 | PPG2CT1 | PPG2CT0 |
| PPG2C0 | PPG2EN | _ | _ | _ | _ | _ | PPG2M1 | PPG2M0 |
| PPG2C1 | PPG2S7 | PPG2S6 | PPG2S5 | PPG2S4 | PPG2S3 | PPG2S2 | PPG2S1 | PPG2S0 |
| PPG2C2 | PPG2E7 | PPG2E6 | PPG2E5 | PPG2E4 | PPG2E3 | PPG2E2 | PPG2E1 | PPG2E0 |
| PPG2C3 | _ | _ | PPG2I5 | PPG2I4 | PPG2I3 | PPG2I2 | PPG2I1 | PPG2I0 |

Programmable Pulse Generator Register List

• PPGC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-------|-------|------|-------|------|--------|--------|
| Name | PST | PRSEN | PSPEN | RLBF | PTSYN | PCSD | TRGMOD | C1RLEN |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 **PST**: PPG software trigger bit

0: Stop PPG 1: Restart PPG

Bit 6 PRSEN: Restarting the PPG timer using INT00 trigger input enable control

0: Disable 1: Enable

Disable restarting the PPG timer using an INT00 trigger input or re-trigger timer, the PPG module output can be restarted by the software control PST bit only. Enable restarting the PPG timer using an INT00 trigger input, the PPG module output can be restarted by an INT00 falling edge trigger, a re-trigger timer or software control by setting the PST to "1".

Note that when the valley detection function is on (C3LEBEN=1) and the PRSEN bit is set high, the C3VOD will be triggered but the PRSEN bit is not cleared.

Bit 5 **PSPEN**: Stop the PPG timer using the C2VOD or C3VOD trigger input enable control

0: Disable 1: Enable

Disable stopping the PPG timer using the C2VOD or C3VOD trigger input, the PPG module output can be stopped by the software control bit PST only. Enable stopping the PPG timer using the C2VOD or C3VOD trigger input, the PPG module output can be stopped by a C2VOD or C3VOD falling edge or by software control by clearing the PST to "0".

Note that when the valley detection function is on (C3LEBEN=1) and the PSPEN bit is set high, the C3VOD will be triggered but the PPG timer is not stop.

Bit 4 **RLBF**: PPG reload control bit

0: From PPGTA[8:0] 1: From PPGTB[8:0]

Bit 3 **PTSYN**: PPG start count synchronised with clock or not

0: Synchronised with clock1: Not synchronised with clock

Bit 2 **PCSD**: PPG counter and pulse width limiter timer clock source, f_{PPG}, selection

0: f_{SYS} 1: f_{SYS}/2

Bit 1 TRGMOD: Select single edge or double falling edges of INT0 as the input of the

trigger delay circuit which produce INT00

0: Single falling edge1: Double falling edges

Bit 0 C1RLEN: Enable or disable to set RLBF when a C1VOD falling edge occurs

0: Disable 1: Enable

If this bit is set to "1", the PPG timer reloads from the preload register B and RLBF will be set to "1" when a C1VOD falling edge occurs.

PPGC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|--------|--------|--------|--------|--------|--------|--------|
| Name | INTS | FPPGDC | PPGDL5 | PPGDL4 | PPGDL3 | PPGDL2 | PPGDL1 | PPGDL0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 INTS: INT00 source selection

0: PPGIN 1: C0VO

Bit 6 **FPPGDC**: f_{PPGDCK} clock selection

0: f_{SYS} 1: f_{SYS}/2

Bit 5~0 **PPGDL5~PPGDL0**: PPG trigger delay time selection (f_{PPGDCK}=8MHz)

000000: No delay 000001: $1/f_{PPGDCK}$, $0.125\mu s$ 000010: $2/f_{PPGDCK}$, $0.25\mu s$

 $101111: 47/f_{PPGDCK}, \, 5.875 \mu s \\ 110000{\sim}1111111: 48/f_{PPGDCK}, \, 6 \mu s$

Note: 1. A trigger delay means the time from the INT0S falling edge to the PPG trigger signal, INT00, which is the PPG hardware trigger signal being sent. INT0S represents single or double falling edges of the INT0 signal. INT0 can be sourced from the PPGIN pin or the C0VO signal by configuring the INTS bit. The INT0 input signal debounce time and polarity are controlled by the C0DBC[5:0] and INTINV bits respectively.

Any INTOS falling edges that occur during the trigger delay period will be ignored.

Rev. 1.80 94 November 14, 2023



• PPGC2 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|-----|---------|---------|---------|---------|
| Name | _ | _ | _ | DVS | PPGDEC3 | PPGDEC2 | PPGDEC1 | PPGDEC0 |
| R/W | _ | _ | _ | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | _ | 0 | 0 | 0 | 0 | 0 |

Bit 7~5 Unimplemented, read as "1"

Bit 4 **DVS**: PPG inverting voltage increment period selection

0: Every 8/f_{SYS} 1: Every 16/f_{SYS}

When the C1VOD signal is low and PPGDEC[3:0] \neq 0000, the PPGTA is automatically increased one time, then the PPGTA will be automatically increased by a specific increment value every $8/f_{SYS}$ or $16/f_{SYS}$, the increment value depends on the PPGDEC[3:0] bits. When the C1VOD signal is high, the PPGTA will not automatically increase.

Bit 3~0 **PPGDEC3~PPGDEC0**: PPGTA automatic increment value selection

0000:00001:1 0010: 2 0011:3 0100:4 0101:5 0110: 6 0111:7 1000:8 1001:9 1010: 10 1011: 11 1100: 12 1101: 13 1110: 14 1111: 15

PPGTA Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | PPGTA7 | PPGTA6 | PPGTA5 | PPGTA4 | PPGTA3 | PPGTA2 | PPGTA1 | PPGTA0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | Х | Х | Х | Х | Х | Х | Х | Х |

"x": Unknown

Bit $7\sim 0$ **PPGTA7~PPGTA0**: PPG timer preload register A bit $7\sim$ bit 0

PPGTB Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | PPGTB7 | PPGTB6 | PPGTB5 | PPGTB4 | PPGTB3 | PPGTB2 | PPGTB1 | PPGTB0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | Х | Х | х | Х | Х | Х | Х | Х |

"x": Unknown

Bit $7 \sim 0$ **PPGTB7~PPGTB0**: PPG timer preload register B bit $7 \sim$ bit 0

PPGTC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | PPGTC7 | PPGTC6 | PPGTC5 | PPGTC4 | PPGTC3 | PPGTC2 | PPGTC1 | PPGTC0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | Х | Х | Х | Х | х | Х | Х | Х |

"x": Unknown

Bit $7\sim0$ **PPGTC7~PPGTC0**: PPG timer approach register C bit $7\sim$ bit 0



• PPGTD Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | PPGTD7 | PPGTD6 | PPGTD5 | PPGTD4 | PPGTD3 | PPGTD2 | PPGTD1 | PPGTD0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | х | Х | Х | Х | Х | Х | Х | х |

"x": Unknown

Bit $7\sim 0$ **PPGTD7~PPGTD0**: PPG timer approach register D bit $7\sim$ bit 0

PPGTEX Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|--------|---|--------|---|--------|---|--------|
| Name | _ | PPGTD8 | _ | PPGTB8 | _ | PPGTC8 | _ | PPGTA8 |
| R/W | _ | R/W | _ | R/W | _ | R/W | _ | R/W |
| POR | _ | х | _ | Х | _ | Х | _ | Х |

"x": Unknown

Bit 7 Unimplemented, read as "0"

Bit 6 **PPGTD8**: PPG timer approach register D bit 8

Bit 5 Unimplemented, read as "0"

Bit 4 **PPGTB8**: PPG timer preload register B bit 8

Bit 3 Unimplemented, read as "0"

Bit 2 **PPGTC8**: PPG timer approach register C bit 8

Bit 1 Unimplemented, read as "0"

Bit 0 **PPGTA8**: PPG timer preload register A bit 8

PWTL Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | Х | Х | Х | Х | Х | Х | Х | Х |

"x": Unknown

Bit $7 \sim 0$ **D7~D0**: PPG pulse width limit timer bit $7 \sim$ bit 0 The pulse width limit is $(256\text{-PWLT})/(f_{PPG}/2)$

PPGPC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | PPGPC7 | PPGPC6 | PPGPC5 | PPGPC4 | PPGPC3 | PPGPC2 | PPGPC1 | PPGPC0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **PPGPC7~PPGPC0**: PPG output control bits

00110010: The PPG output is forced to low 00110011: The PPG output is forced to high 01010101: The PPG output an active low pulse

10001101: The PPG output an active high pulse, inactive low pulse

10101010: The PPG output an active high pulse

Other values: PPG output is floating

Note: If the PPG output is selected other than 10001101 as the output state, the PPG2 output will be fixed at low.

Rev. 1.80 96 November 14, 2023



• PPGATC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|---------|--------|---------|----------|----------|--------|--------|
| Name | PPGSAEN | PPGSAMD | PPGSCD | PPGADJF | PPGTMMD1 | PPGTMMD0 | PPGACF | PPGADF |
| R/W | R/W | R/W | R/W | R | R | R | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 **PPGSAEN**: PPGTA approach mode enable bit

0: Disable

1: Enable

This bit is only valid when PPGSAMD=0. Since the pulse width approach operation is controlled by hardware when PPGSAMD=1, a software write is invalid.

| PPGSAMD | | PPGSAEN | |
|----------|----------------|----------------|------|
| PPGSAWID | Software Write | Hardware Write | Read |
| 0 | 0 | х | 0 |
| U | 1 | х | 1 |
| | 0 | 0 | 0 |
| 4 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| | 1 | 1 | 1 |

"x": Don't care

Bit 6 **PPGSAMD**: PPGTA approach mode selection

0: S/W approach mode

1: H/W approach mode

The PPGTON bit will be cleared to zero and the PPGTIMER counter will reload the PPGTMR1 register value if this bit changes from 0 to 1.

Bit 5 **PPGSCD**: PPGTA approach bits selection

0: PPGTC[8:0]

1: PPGTD[8:0]

This bit is only valid when PPGSAMD=0.

Bit 4 **PPGADJF**: PPG register modification flag

0: PPG related registers can be changed

1: PPG related registers cannot be changed

If this bit set to high, the contents of the PPGTA register, the PPGCNT[1:0] in the PPGATC1 register and the PPGSA[2:0] bits in the PPGATC1 register cannot be changed by software.

Bit 3~2 **PPGTMMD1~PPGTMMD0**: PPG timer mode

00: PPGTA floating mode (t0~t1 interval)

01: PPGTA approach PPGTC mode (t1~t2 interval)

10: PPGTA approach PPGTD mode (t2~t3 interval)

11: PPGTA floating mode (t3~t0 interval)

These bits are only valid when PPGSAMD=1.

Bit 1 **PPGACF**: PPGTA approach PPGTC operation complete flag

0: PPGTA approach PPGTC operation has not completed

1: PPGTA approach PPGTC operation is completed

This bit can be cleared to zero by software, but it cannot be set high by the software. If this bit is high, it also can be automatically cleared to zero by the hardware when PPGSAMD=0 and PPGSAEN bit changes from 0 to 1; or if PPGSAMD=1 and PPGHTMD=0, the OVPINT trigger occurs; or if PPGSAMD=1 and PPGHTMD=0 when the PPGTON bit changes from 0 to 1.

Bit 0 PPGADF: PPGTA approach PPGTD operation completed flag

0: PPGTA approach PPGTD operation has not completed

1: PPGTA approach PPGTD operation is completed

This bit can be cleared to zero by software, but it cannot be set high by software. If this bit is high, it can be also automatically cleared to zero by a hardware when PPGSAMD=0 and PPGSAEN bit changes from 0 to 1; or if PPGSAMD=1 and PPGHTMD=0, when an OVPINT trigger occurs; or if PPGSAMD=1 and PPGHTMD=0, the PPGTON bit changes from 0 to 1.

PPGATC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|---|---|---------|---------|--------|--------|--------|
| Name | PPGHTMD | _ | _ | PPGCNT1 | PPGCNT0 | PPGSA2 | PPGSA1 | PPGSA0 |
| R/W | R/W | _ | _ | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | _ | _ | 0 | 0 | 0 | 0 | 0 |

Bit 7 PPGHTMD: PPGTIMER counter trigger source selection in the H/W approach mode

0: OVPINT

1: PPGTON $(0\rightarrow 1)$

Bit 6~5 Unimplemented, read as "0"

Bit 4~3 PPGCNT1~PPGCNT0: PPG trigger times selection (Variable: M)

01:2

10:3

11:4

Bit 2~0 PPGSA2~PPGSA0: PPGTA approach value selection (Variable: N)

 $000: \pm 1$

 $001:\pm 2$

010: ± 3

 $011: \pm 4$

 $100: \pm 5$

 $101:\pm 6$

110: ± 7

111: ± 8

PPGATC2 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-----------|-----------|-----------|----------|----------|---------|---------|
| Name | _ | PPGTIMES2 | PPGTIMES1 | PPGTIMES0 | PPGACNT1 | PPGACNT0 | PPGASA1 | PPGASA0 |
| R/W | _ | R/W | R/W | RW | R/W | RW | R/W | R/W |
| POR | _ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Unimplemented, read as "0" Bit 7

Bit 6~4 PPGTIMES2~PPGTIMES0: Approach times selection – change M and N times selection

000: 1

001:2

010:3

011:4

100:5

101:6

110:7 111:8

Rev. 1.80 98 November 14, 2023



Bit 3~2 **PPGACNT1~PPGACNT0**: PPG trigger time to change the M value selection

00: Unchange 01: Unchange 10: +1

11: -1

Note: 1. When PPGCNT[1:0]=00/11B, the PPGCNT[1:0] bits will not increase or decrease according to PPGACNT[1:0], it will be fixed at 00B or 11B.

2. In the H/W approach mode, when PPGACNT[1:0]=10, it increases by 1 in the t1~t2 interval and decreases by 1 in the t2~t3 interval. When PPGACNT[1:0]=11, it is decreased by 1 in the t1~t2 interval and increased by 1 in the t2~t3 interval.

Bit 1~0 PPGASA1~PPGASA0: PPGTA approach value change selection – change N value

00: Unchange 01: Unchange

10: +1 11: -1

Note: 1. When the PPGSA[2:0] bits increase or decrease to a maximum value of 111 or a minimum value of 000, the PPGSA[2:0] bits are fixed to a maximum value of 111 or a minimum value of 000.

2. In the H/W approach mode, when PPGASA[1:0]=10, it increases by 1 in the t1~t2 interval and decreases by 1 in the t2~t3 interval. When PPGASA[1:0]=11, it is decreased by 1 in the t1~t2 interval and increased by 1 in the t2~t3 interval.

PPGTMC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|--------|--------|---|----------|----------|
| Name | _ | _ | _ | PPGTON | PPGTEG | _ | PPGTPSC1 | PPGTPSC0 |
| R/W | _ | _ | _ | R/W | R/W | _ | R/W | R/W |
| POR | _ | _ | _ | 0 | 0 | _ | 0 | 0 |

Bit 7~5 Unimplemented, read as "0"

Bit 4 **PPGTON**: PPGTIMER counter enable

0: Disable 1: Enable

Writing PPGTON is invalid when PPGSAMD=1B and PPGHTMD=0B.

Bit 3 **PPGTEG**: OVPINT trigger PPGTIMER edge type selection

0: Rising edge1: Falling edge

Bit 2 Unimplemented, read as "0"

Bit 1~0 **PPGTPSC1~PPGTPSC0**: PPGTIMER counter prescaler rate selection

 $\begin{array}{c} 00: \, f_H/128 \\ 01: \, f_H/256 \\ 10: \, f_H/512 \\ 11: \, f_H/1024 \end{array}$

• PPGTMRn Register (n=1~3)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **D7\simD0**: The PPGTIMER counter pre-load register Tn bit $7 \sim$ bit 0



• PPGTMRD Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----|----|----|----|----|----|----|----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R | R | R | R | R | R | R | R |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **D7~D0**: The PPGTIMER counter register bit $7 \sim$ bit 0

PPGRT Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|--------|--------|--------|--------|--------|--------|--------|
| Name | PPGRTEN | PPGRT6 | PPGRT5 | PPGRT4 | PPGRT3 | PPGRT2 | PPGRT1 | PPGRT0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 **PPGRTEN**: PPG software re-trigger on/off bit

When the PPG setting trigger time is reached, this bit will be automatically cleared to zero by a hardware and an interrupt signal is generated.

Bit 6~0 **PPGRT6~PPGRT0**: PPG re-trigger period setting bit

The period can be set as 1~127, which is calculated by (PPGRT+1)×8/f_{SYS}.

Note: Prohibited to use PPGRT[6:0]=0000000

PPGRN Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|--------|--------|--------|--------|--------|--------|--------|
| Name | _ | PPGRN6 | PPGRN5 | PPGRN4 | PPGRN3 | PPGRN2 | PPGRN1 | PPGRN0 |
| R/W | _ | R/W |
| POR | _ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

Bit 6~0 **PPGRN6~PPGRN0**: PPG software re-trigger times setting bit

PPG2CT Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|---------|---------|---------|---------|---------|---------|---------|
| Name | PPG2CT7 | PPG2CT6 | PPG2CT5 | PPG2CT4 | PPG2CT3 | PPG2CT2 | PPG2CT1 | PPG2CT0 |
| R/W | R | R | R | R | R | R | R | R |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **PPG2CT7~PPG2CT0**: PPG2 pulse width counter bit $7 \sim \text{bit } 0$

When PPG2M[1:0]=00 or 01, PPG2CT[7:0] will not count and the value is read as zero.

• PPG2C0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|---|---|---|---|---|--------|--------|
| Name | PPG2EN | _ | _ | _ | _ | _ | PPG2M1 | PPG2M0 |
| R/W | R/W | _ | _ | _ | _ | _ | R/W | R/W |
| POR | 0 | _ | _ | _ | _ | _ | 0 | 0 |

Bit 7 **PPG2EN**: PPG2 counter enable bit

0: Disable 1: Enable

When PPG2EN is disabled, PPG2 output is "0".

Bit 6~2 Unimplemented, read as "0"

Bit 1~0 **PPG2M1~PPG2M0**: PPG2 output mode

00: The PPG2 output is zero

01: The PPG2 output pulse width is the same as PPG output

10: The PPG2 output pulse width is fixed (The fixed value depends on the PPG2S)


11: The PPG2 output pulse width is increased (The increment value depends on the PPG2S, PPG2E and PPG2I settings)

Rev. 1.80 100 November 14, 2023



Note that the PPG2 is triggered synchronously by PPG and only when the PPG is enabled, the PPG2 can be triggered. Otherwise, there will not exist PPG2 signal.

The PPG2 output waveform is shown as below.



• PPG2C1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | PPG2S7 | PPG2S6 | PPG2S5 | PPG2S4 | PPG2S3 | PPG2S2 | PPG2S1 | PPG2S0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **PPG2S7~PPG2S0**: PPG2 starts value setting $(0\sim255)$ The PPG2 initial width time = PPG2S[7:0]×T ~ (PPG2S[7:0]+1)×T, (T=1/f_{PPG}).

• PPG2C2 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | PPG2E7 | PPG2E6 | PPG2E5 | PPG2E4 | PPG2E3 | PPG2E2 | PPG2E1 | PPG2E0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Bit 7~0 **PPG2E7~PPG2E0**: PPG2 ending value setting $(0\sim255)$ The PPG2 ending width time = $(PPG2E[7:0]+1)\times T$, $(T=1/f_{PPG})$.

Rev. 1.80 101 November 14, 2023



PPG2C3 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|--------|--------|--------|--------|--------|--------|
| Name | _ | _ | PPG2I5 | PPG2I4 | PPG2I3 | PPG2I2 | PPG2I1 | PPG2I0 |
| R/W | _ | _ | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **PPG2I5~PPG2I0**: PPG2 increment value setting (0~63)

- Note: 1. The PPG2S[7:0] must be less than or equal to PPG2E[7:0]. If PPG2S[7:0] is equal to PPG2E[7:0], it means that the width of PPG2 will not increase.
 - 2. With incremented value, if the PPG2[7:0] is greater than PPG2E[7:0], the width of PPG2 will remain at PPG2E[7:0] and will not increase again.
 - 3. When PPG2 counter is enabled (PPG2EN=1), writing PPG2S[7:0], PPG2E[7:0] and PPG2I[5:0] is not allowed.


Writing Data to PPGTA~PPGTD Register Description

When writing data to PPGTA[8:0]/PPGTD[8:0]/PPGTC[8:0] bits, users need to write the high byte first after which the low byte can be written. This means that the PPGTA8/PPGTB8/PPGTC8/PPGTD8 bit in the PPGTEX register must be written first, after which the PPGTA[7:0]/PPGTB[7:0]/PPGTC[7:0]/PPGTD[7:0] bits in the corresponding register can be written. The register contents do not take effect until the low byte has been written. If the value of the PPGTEX register is updated, and data written to the PPGTA register only, the PPGTB8, PPGTC8 and PPGTD8 bits in the PPGTEX register will not be updated. When reading the PPGTEX register, only the PPGTA8 bit will have the updated value, the PPGTB8, PPGTC8 and PPGTD8 bits will retain their previously written values.

Non-retriggered Function

The PPG unit has non-retriggered function to inhibit further PPG triggers. The PPG will be non-triggered by one of following conditions:

- PPG is active
- During the non-retriggered period which starts counting once the PPG has stopped. Only available when used with mode 0 of the Timer/Event counter 1, the non-trigger period is determined by the Timer/Event counter 1 which will start to count when the PPG output active to inactive transition occurs.



PPG is always non-retrigger if PPG is active

- Note: 1. If T1ON=1, when the INH signal is high, the PPG non-retriggered mode will be enabled to inhibit further PPG triggers until the counter overflow or the T1ON bit is cleared to zero, the INH signal will be low, the PPG can be triggered again and the signal can be output normally.
 - During the non-retriggered period, the PPG module cannot be triggered by the INT00 trigger signal or the software retrigger is starting, but the PPG module can be triggered by the software control bit PST.

Rev. 1.80 102 November 14, 2023



Pulse Width Limit Function

The PPG unit has a pulse width limit function to stop the PPG output. The PPG output will be stopped once the pulse width has reached the limit. This function is implemented by a pulse width limit timer which starts counting once the PPG is triggered and stops once it overflows or then the PPG is stopped. The pulse width limit is $(256\text{-PWLT})/(f_{\text{PPG}}/2)$, where PWLT is the value in the pulse width limit timer register, PWLT. Note that the pulse width limit timer may have an error of about $f_{\text{PPG}}/2$.


To reload the pulse width limit function:

- · Pulse width limit timer overflow
- · PPG is trigger


PPG Output Signal Description

To control the PPG pulse starting delay $\leq 0.5 \times (1/f_{PPG})$ when start synchronised with clock is selected, the f_{PPG} clock rising edge or falling edge triggers the PPG, varies with next coming clock transition once the PPG starts. After the PPG starts, the PPG output becomes active and begins to count as soon as first transition the falling or rising of system clock arrives. After the first trigger has completed, the following clock edge trigger type is determined by the first one. For example, once the PPG starts and the following clock transition is a falling edge, the PPG will be triggered by a falling edge until the PPG stops and vice versa.

Example 1: Since the first trigger type is a falling edge after the PPG starts, the PPG timer is triggered by a falling edge until the PPG stops.



Example 2: Since the first trigger type is a rising edge after the PPG starts, the PPG timer is triggered by a rising edge until the PPG stops.



Rev. 1.80 103 November 14, 2023



To Stop the PPG Function

Any action causing the PPG to stop, such as a PPG timer overflow, a C2VOD or C3VOD falling edge (PSPEN=1), a software stop (PST= $1\rightarrow0$) or reaching the pulse limit will generate the following actions:

- · PPG timer will be reloaded
- · PST bit is cleared to zero
- · PPG will be inactive

To Start the PPG Operation

- · Set the PPG output status using the PPGPC register.
- Determine if the PPG timer start counting is synchronised with the PPG clock f_{PPG} or not.
- Set the PPG input mode using the PRSEN and PSPEN bits in the PPGC register.
- Set the PPG output pulse width by writing data to the PPGTA, PPGTB and PPGTEX registers.
- Determine whether to use the C1VOD falling edge to enable the reload function from preload register B or not by setting the C1RLEN bit in the PPGC0 register.
- Determine whether to use the non-retriggered period function or not using mode 0 of Timer/Event Counter 1.
- Set the pulse width limit timer for the pulse width limit function using the PWLT register.
- When the PPG input is triggered by an INT00 falling edge, re-trigger timer active or triggered by a software bit, PST, being set to "1", the PPG will start counting from the current values of the preload register. If a PPG timer overflow occurs, a pulse width limit condition occurs, the PPG input is trigged by a software bit, PST, being cleared to zero or the PPG input is triggered by a C2VOD/C3VOD falling edge, the PPG will stop counting.

Inverting Voltage Protection Function

There are two methods to implement inverting voltage protection. The first is to change the PPG output from PPGTA to PPGTB, the other is to reduce the output width PPGTA value at an interval. Using these methods is summarised as follows.

- Change the PPG output from PPGTA to PPGTB: Set the C1RLEN bit in the PPGC0 register to
 "1". An inverting voltage situation will occur when the C1VOD changes from high to low, it
 will generate a trigger signal falling edge and the PPG output signal will be changed from the
 original PPGTA to PPGTB.
- 2. Reduce the PPG output width: Set the C1RLEN bit in the PPGC0 register to "0" and setup the DVS and the PPGDEC[3:0] bits in the PPGC2 register. An inverting voltage situation will occur when the C1VOD=0, the PPGTA will increase by a specific value every 8/f_{SYS} or 16/f_{SYS}, the value depends on the PPGDEC[3:0] bits. Thus the PPG width will decrease.

Rev. 1.80 104 November 14, 2023



The inverting voltage protection truth table is as follows:

| PPG Operation Mode | C1VOD Signal | C1RLEN | PPGDEC [3:0] | RLBF | Description |
|-----------------------|-----------------|--------|-----------------|--------------------|---|
| 0 | ↓/0 | 0 | 0000 | 0 | The PPGTA[8:0] value does not update automatically. The PPG width is determined by the PPGTA[8:0] bits. It is not recommended to use this mode. |
| 1 | ↓/0 | 0 | 0001~1111 | 0 | The PPGTA[8:0] bit value will be incremented by a specific value every 8/f _{SYS} or 16/f _{SYS} , the value depends on the PPGDEC[3:0] bits. The PPG width is determined by the PPGTA[8:0] bits. |
| 2 | ↓/0 | 1 | 0000 | 1 (by hardware) | The PPGTA[8:0] value does not update automatically. The PPG width is determined by the PPGTB[8:0] bits. |
| 3 | ↓/0 | 1 | 0001~1111 | 1 (by hardware) | The PPGTA[8:0] bit value will be incremented by a specific value every 8/f _{SYS} or 16/f _{SYS} , the value depends on the PPGDEC[3:0] bits. The PPG width is determined by the PPGTB[8:0] bits. |

PPGTA Approach Function

The PPGTA approach function can only operate when C1VOD=1, that is, no reverse voltage occurs. When the PPG is operating in the approach mode, the PPG will immediately operate in the PPG reverse voltage protection mode once C1VOD=0. The PPG approach mode has both software control and hardware control. The differences and setup steps are described below.

S/W Approach Mode - PPGSAMD=0

Users can select when to start the PPGTA approach function, PPGTA approach PPGTC or PPGTD. When PPGSAEN=1, the PPGADJF bit will also be set to high by the hardware. At this time, the PPGTA register, the PPGCNT[1:0] bits in the PPGATC1 register and the PPGSA[2: 0] bits in the PPGATC1 register must not be changed by software, the PPGACF and PPGADF bits can also be cleared to zero by hardware until PPGTA=PPGTC/PPGTD, and their corresponding flags will be set high.

In the S/W approach mode, the PPGTIMER counter operates in the general timer mode and the counting value is loaded by PPGTMR1 register. When PPGTON=1, the PPGTIMER counter counts from the PPGTMR1 register, if the counter overflow will trigger the PPGTMINT signal.

The following summarises the individual steps that should be executed in order to implement a PPGTA approach process in the S/W approach mode.

- Step 1
 - Write the initial value to the PPGTA[8:0] and PPGTD[8:0] bits. Note that the high byte needs to written first after which the low byte can be written to ensure the PPGTA[8:0] and PPGTD[8:0] bits will be correctly written.
- Step 2
 Set the PPG trigger times and the approach value by configuring the PPGATC1 register.
- Step 3
 Select adjusting the PPG trigger times and approach value after several approached times by setting the PPGTIMES[2:0] bits in PPGATC2 register.
- Step 4
 Select how to change the PPG trigger times by setting the PPGACNT[1:0] bits in the PPGATC2 register.

Rev. 1.80 105 November 14, 2023

- Step 5
 How to change the approach value by setting the PPGASA[1:0] bits in PPGATC2 register.
- Step 6
 Clear the PPGSAMD bit in the PPGATC0 register to zero.
- Step 7
 Select the PPGTA approach registers by setting the PPGSCD bit in the PPGATC0 register.
- Step 8
 Setup other PPG related registers. Refer to the PPG Registers for details.
- Step 9
 Set the PPGSAEN bit in the PPGATC0 register to 1.
- Step 10
 Read the PPGACF and PPGADF bits to determine whether PPGTA is equal to PPGTC or PPGTD.

H/W Approach Mode - PPGSAMD=1

In the H/W approach mode, how the PPGTA changes depends on the PPGTIMER timing interval. The PPGTIMER counter has two trigger signals which are selected by the PPGHTMD bit. the PPGTIMER counter will be started if an active OVPINT edge trigger source is occurred or the PPGTON bit changes from 0 to 1 by software. The PPG will excute different actions in four time intervals. The t0~t1 interval is when the PPGTIMER counter counts from the PPGTMR1 value to the timer overflow. The PPG will output the same pulse width, that is, the PPGTA[8:0] bits values are fixed and will not automatically adjust. The t1-t2 interval is when the PPGTIMER counter counts from the PPGTMR2 value to the timer overflow, the PPGTA will approach PPGTC according to the PPGCNT[1:0] and PPGSA[2:0] bits value. If the approach time is reached, which is setup by the PPGTIMES[2:0], the PPGCNT[1:0] and PPGSA[2:0] bits will change according to the PPGACNT[1:0] and PPGASA[1:0] bits. The PPGTA value will remain unchanged until PPGTA is equal to PPGTC or the timer overflows. The t2-t3 interval is when the PPG timer counts from the PPGTMR3 value to the timer overflows, PPGTA will approach PPGTD according to the PPGCNT[1:0] and PPGSA[2:0] bits. If the approach time is reached, which is setup by the PPGTIMES[2:0], the PPGCNT[1:0] and PPGSA[2:0] bits will change according to the PPGACNT[1:0] and PPGASA[1:0] settings. The PPGTA value will remain unchanged until PPGTA is equal to PPGTD or the timer overflows. The t3-t0 interval is when the PPG timer disabled, where the PPG related parameters can be change by software.

Note that before t1 occurs, the PPG related registers must be setup. Otherwise, the PPGTA[8:0], PPGCNT[1:0] and PPGSA[2:0] bits cannot be changed in the t1~t2 interval. These bits cannot be changed until t3 occurs.

In the t1~t2 interval, when PPGTA is equal to PPGTC, the PPGACF bit will be set to 1 by the hardware. Note that the PPGACF bit can be cleared by the software, but it cannot set high by the software. When PPGACF=1, the software does not clear this bit to zero, it also can be automatically clear to zero by the hardware when the next OVPINT falling edge or PPGTON bit changes from 0 to 1 occurs.

In the t2~t3 interval, when PPGTA is equal to PPGTD, the PPGADF bit will be set to 1 by the hardware. Note that the PPGADF bit can be cleared by the software, but it cannot set high by the software. When PPGADF=1, the software does not clear this bit, it also can be automatically clear to zero by the hardware when the next OVPINT falling edge occurs or when the PPGTON changes from 0 to 1.

In the H/W approach mode, if users want to stop the related function, the PPG can be changed to the S/W mode by clearing the PPGSAMD bit to zero.

Rev. 1.80 106 November 14, 2023



| C1VOD Signal | PPGSAMD | PPGSAEN | PPGSCD | PPGTMMD [1:0] | Description |
|-----------------|---------|--------------------|--------|------------------|--|
| 1 | 0 | 0 | x | х | The PPGTA[8:0] value does not update automatically. |
| 1 | 0 | 1 | 0 | x | The PPGTA[8:0] approaches the PPGTC[8:0] times according to the PPGCNT[1:0] bits, the approach value is determined by the PPGSA[2:0] bits. |
| 1 | 0 | 1 | 1 | x | The PPGTA[8:0] approaches the PPGTD[8:0] times according to the PPGCNT[1:0] bits, the approach value is determined by the PPGSA[2:0] bits. |
| 1 | 1 | 0 | Х | 00B | The PPGTA[8:0] value does not update automatically. |
| 1 | 1 | 1 (by hardware) | х | 01B | The PPGTA[8:0] approaches the PPGTC[8:0] times according to the PPGCNT[1:0] bits, the approach value is determined by the PPGSA[2:0] bits. |
| 1 | 1 | 1 (by hardware) | х | 10B | The PPGTA[8:0] approaches the PPGTD[8:0] times according to the PPGCNT[1:0] bits, the approach value is determined by the PPGSA[2:0] bits. |
| 1 | 1 | 0 | х | 11B | The PPGTA[8:0] value does not update automatically. |

"x": Don't care

The following summarises the individual steps that should be executed in order to implement a PPGTA approaching process in the H/W approach Mode.

• Step 1

Write the initial value to the PPGTA[8:0] and PPGTD[8:0] bits. Note that the high byte needs to be written first after which the low byte can be written to ensure the PPGTA[8:0] and PPGTD[8:0] bits will be correctly written.

• Step 2

Set the PPG trigger times and the approach value by configuring the PPGACNT[1:0] and PPGASA[2:0] bits in the PPGATC1 register.

- Step 3
 - Select the hardware trigger source by setting the PPGHTMD bit in the PPGATC1 register.
- Step 4

Select adjusting the PPG trigger times and the approach value after several times by setting the PPGTIMES[2:0] bits in the PPGATC2 register.

- Step 5
 - Select the PPG trigger times by setting the PPGACNT[1:0] bits in the PPGATC2 register.
- Step 6

Select the approach value by setting the PPGASA[1:0] bits in the PPGATC2 register.

- Step 7
 - Set the PPGTM1, PPGTM2 and PPGTM3 counter values.
- Step 8

Select the polarity of the OVPINT trigger source in the hardware proximity function by setting the PPGTEG bit in the PPGTMC0 register.

- Step 9
 - Select the timer clock source by setting the PPGTPSC bit in the PPGTMC0 register.
- Step 10

Setup the other PPG related registers. Refter to the PPG Registers for details.

• Step 11

Set the PPGSAMD bit in the PPGATC0 register to 1. Note that the PPGTON bit will be cleared to zero by the hardware. If the PPGHTMD bit is 0, once an active OVPINT edge trigger source

is occurred will trigger a hardware action, it is important to ensure that other relevant settings are completed before setting this bit to avoid unpredictable errors.

- Step 12
 Determine whether PPGTA is equal to PPGTC/PPGTD by reading the PPGACF and PPGADF bits.
- Step 13
 Read the PPGTMMD[1:0] bits to determine the PPG timer current operating mode.

Example:

- 1. PPGSAMD=1; PPGTEG=1; PPGTPSC0=1; PPGHTMD=0.
- 2. PPGCNT[1:0]=10B; PPGSA[2:0]=011B; this means that PPGTA increases by 4 for every 3 PPG triggers.
- 3. PPGTIMES[2:0]=001B; PPGACNT[1:0]=10B; PPGASA[1:0]=00B; this means that the PPG triggers times increases by one and the increased value remains for every 2 PPG triggers. Thus PPGTA increases by 4 for every 4 PPG triggers.
- 4. PPGTA=400; PPGTC=420; PPGTD=410.


| Signals /Bits | INT00 | OVPINT | PPGSAEN | PPGADJF | PPGTMMD [1:0] | PPGTON | PPGTA [8:0] | PPGTC [8:0] | PPGTD [8:0] | PPGACF | PPGADF |
|------------------|----------|----------|---------|---------|------------------|--------|----------------|----------------|----------------|--------|--------|
| t0 | | 0/1/↑ | 0 | 0 | 11 | 0 | 400 | 420 | 410 | 0/1 | 0/1 |
| t0~t1 | | 1 | 0 | 0 | 00 | 1 | 400 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 400 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 400 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 404 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 404 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 404 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 408 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 408 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 408 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 408 | 420 | 410 | 0 | 0 |
| t1~t2 | 1 | 0 | 1 | 1 | 01 | 1 | 412 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 412 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 412 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 412 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 416 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 416 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 416 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 416 | 420 | 410 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 420 | 420 | 410 | 1 | 0 |
| | 1 | 0 | 1 | 1 | 01 | 1 | 420 | 420 | 410 | 1 | 0 |
| | 1 | 0 | 1 | 1 | 10 | 1 | 420 | 420 | 410 | 1 | 0 |
| | 1 | 0 | 1 | 1 | 10 | 1 | 420 | 420 | 410 | 1 | 0 |
| | 1 | 0 | 1 | 1 | 10 | 1 | 420 | 420 | 410 | 1 | 0 |
| | 1 | 0 | 1 | 1 | 10 | 1 | 416 | 420 | 410 | 1 | 0 |
| | 1 | 0 | 1 | 1 | 10 | 1 | 416 | 420 | 410 | 1 | 0 |
| t2~t3 | 1 | 0 | 1 | 1 | 10 | 1 | 416 | 420 | 410 | 1 | 0 |
| 12~13 | 1 | 0 | 1 | 1 | 10 | 1 | 416 | 420 | 410 | 1 | 0 |
| | 1 | 0 | 1 | 1 | 10 | 1 | 412 | 420 | 410 | 1 | 0 |
| | 1 | 0 | 1 | 1 | 10 | 1 | 412 | 420 | 410 | 1 | 0 |
| | 1 | 0 | 1 | 1 | 10 | 1 | 412 | 420 | 410 | 1 | 0 |
| | ↓ | 0 | 1 | 1 | 10 | 1 | 410 | 420 | 410 | 1 | 1 |
| | 1 | 0 | 1 | 1 | 10 | 1 | 410 | 420 | 410 | 1 | 1 |

Rev. 1.80 108 November 14, 2023



| Signals /Bits | INT00 | OVPINT | PPGSAEN | PPGADJF | PPGTMMD [1:0] | PPGTON | PPGTA [8:0] | PPGTC [8:0] | PPGTD [8:0] | PPGACF | PPGADF |
|------------------|----------|--------|---------|---------|------------------|--------|----------------|----------------|----------------|--------|--------|
| | ↓ | 0 | 0 | 0 | 11 | 0 | 400 | 440 | 490 | 1 | 1 |
| t3~t0 | 1 | 1 | 0 | 0 | 11 | 0 | 450 | 440 | 490 | 1 | 1 |
| | 1 | 1 | 0 | 0 | 11 | 0 | 100 | 440 | 490 | 1 | 1 |

- Note: 1. If the PPGTC/PPGTD is larger than PPGTA, the PPGTA increases to approach PPGTC/PPGTD. When the PPGTC/PPGTD minus PPGTA is less than PPGSA, the PPGTA will add the PPGSA value after PPG triggering. At this point the PPGTA value will be greater than PPGTC/PPGTD, the PPGTA is equal to PPGTC/PPGTD at the next PPGTA trigger.
 - 2. If the PPGTC/PPGTD is less than PPGTA, the PPGTA decreases to approach PPGTC/PPGTD. When the PPGTA minus the PPGTC/PPGTD is less than PPGSA, PPGTA decreases the PPGSA value after PPG triggering, at this point the PPGTC/PPGTD is larger than the PPGTA, the PPGTA is equal to PPGTC/PPGTD after the next PPG triggering.
 - 3. If PPGTA + PPGSA is larger than 511 or PPGTA + PPGSA is less than 0, the extreme value 511 or 0 will be written to PPGTA directly.






Valley Detection Function:

When the C3LEBEN = 1 and the INTOS has an effective trigger source signal, the C3LEBD signal will be generated after a delay time which is set by C3LD[5:0]. Then the C3LEBD signal is used to detect the C3VOD signal, and according the detected signal to trigger interrupt function, as described below:

If C3VOINV = 0 and the C3VOD detected signal is "0", then the CMP3INT will be triggered. If the detected signal is "1", the CMPINT will not be triggered.

If C3VOINV = 1 and the C3VOD detected signal is "1", then the CMP3INT will be triggered. If the detected signal is "0", the CMPINT will not be triggered.

The figure below takes C3VOINV = 0 as an example:



Note: When the C3IS and C3LEBEN bits are setting, it is recommended that the switching process is set between two PPG triggers (within the PPG active+ non-retrigger area) to avoid CMP3 output generates unexpected state.

Rev. 1.80 110 November 14, 2023



IGBT Driver

The device includes an LDO, a level shifter and a voltage detection circuit. The following is a description of their operation.

LDO

The system is supplied by a higher system voltage – approximately 16V to 20V on input pin VCC1. An internal LDO reduces this higher voltage to a 5V level which is supplied on output pin VDD. This lower voltage level is used by the internal logic circuits but as it can supply up to 30mA, it can also be used by external circuitry.

Level Shifter

The internal level shifter input are PPG and PPG2 lines with input logic levels referenced by V_{DD} . The level shifter output is pin PPGH, whose levels are referenced by the higher voltage level V_{CC2} . Internal circuits ensure a reliable transfer of voltage levels from the V_{DD} reference level to the V_{CC2} reference level which can then be used for IGBT driving purposes. Both level shifter lines, PPG, PWM2 and PPG2, are connected via pull-low resistors to ground.

| Ir | put | | Output | | |
|--------------|-----------------------|---|-----------------|--|--|
| "RDY" Signal | "RDY" Signal PPG PPG2 | | | | |
| 0 | Х | х | LOW | | |
| 1 | 0 | х | LOW | | |
| 1 | 1 | 0 | Quick Slew-Rate | | |
| 1 | 1 | 1 | Slow Slew-Rate | | |

Voltage Detector


An internal voltage detector monitors the integrity of the V_{DD} and V_{CC2} voltage levels. If the voltage levels are normal, then the level shifter will be enabled to operate normally. Abnormal V_{DD} or V_{CC2} voltage levels will result in the level shifter being disabled to prevent system malfunctions and possible circuit damage. Note that only when $9V < V_{CC2} < 20V$ and $V_{DD} > 3V$, the "RDY" signal is high, otherwise the "RDY" signal is low.

Rev. 1.80 111 November 14, 2023



Comparators and Operational Amplifier

The induction cooker circuit has four integrated comparators and an operational amplifier.



Note: The Comparator n interrupt is triggered by the CnVOD falling edge. $(n=1\sim3)$ Comparators and Operational Amplifier Block Diagram

Rev. 1.80 112 November 14, 2023



Comparators

There are four comparators which are used for the synchronous signal detection, inverting voltage protection, SUG voltage detection and over current detection. As the comparator inputs are pin share with I/Os, as well as configuring their respective function, they must also be setup as inputs using the corresponding bit in the I/O port control register.

Comparator Registers

The overall operation of the internal comparators is controlled using a series of registers.

| Register | | | | | Bit | | | |
|------------------|---------|---------|---------|---------|---------|---------|---------|---------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMP0C | C0COFM | C0CRS | C0COF5 | C0COF4 | C0COF3 | C0COF2 | C0COF1 | C0COF0 |
| CMPnC (n=1~3) | CnCMPOP | CnCOFM | CnCRS | CnCOF4 | CnCOF3 | CnCOF2 | CnCOF1 | CnCOF0 |
| CMPVREF0 | _ | CVREF22 | CVREF21 | CVREF20 | _ | CVREF12 | CVREF11 | CVREF10 |
| CMPVREF1 | _ | _ | _ | _ | _ | CVREF32 | CVREF31 | CVREF30 |
| CMPCTL0 | C3VOINV | C2VOINV | _ | INTINV | C3EN | C2EN | C1EN | C0EN |
| CMPCTL1 | C0CMPOP | C3CTL0 | C2CTL1 | C2CTL0 | _ | C1CTL | _ | C3CTL1 |
| CMPDBC0 | _ | _ | C0DBC5 | C0DBC4 | C0DBC3 | C0DBC2 | C0DBC1 | C0DBC0 |
| CMPDBC1 | C3DBEN | C2DBEN | C1DBEN | _ | _ | _ | _ | _ |
| CMPHYS | _ | _ | _ | _ | C3HYSON | C2HYSON | C1HYSON | C0HYSON |
| C3DA | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| C3LEBC | C3LEBEN | C3IS | C3LD5 | C3LD4 | C3LD3 | C3LD2 | C3LD1 | C3LD0 |

Comparator Register List

CMP0C Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|-------|--------|--------|--------|--------|--------|--------|
| Name | C0COFM | C0CRS | C0COF5 | C0COF4 | C0COF3 | C0COF2 | C0COF1 | C0COF0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

Bit 7 **C0COFM**: Comparator 0 input offset voltage calibration mode and comparator mode selection

0: Comparator mode

1: Input offset voltage calibration mode

Bit 6 **C0CRS**: Comparator 0 input offset voltage calibration reference selection bit

0: Select internal 0V as the reference input

1: Select positive input as the reference input

Bit 5~0 **C0COF5~C0COF0**: Comparator 0 input offset voltage calibration control bits

CMPnC Register (n=1~3)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|--------|-------|--------|--------|--------|--------|--------|
| Name | CnCMPOP | CnCOFM | CnCRS | CnCOF4 | CnCOF3 | CnCOF2 | CnCOF1 | CnCOF0 |
| R/W | R | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

Bit 7 **CnCMPOP**: Comparator n digital output

0: Positive input voltage < negative input voltage

1: Positive input voltage > negative input voltage



HT45F0059 Single IGBT Continuous Heating Induction Cooker Flash MCU

Bit 6 CnCOFM: Comparator n input offset voltage calibration mode and comparator mode

selection

0: Comparator mode

1: Input offset voltage calibration mode

Bit 5 CnCRS: Comparator n input offset voltage calibration reference selection bit

0: Select comparator negative input as the reference input 1: Select comparator positive input as the reference input

Bit 4~0 CnCOF4~CnCOF0: Comparator n input offset voltage calibration control bits

CMPVREF0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---------|---------|---------|---|---------|---------|---------|
| Name | _ | CVREF22 | CVREF21 | CVREF20 | _ | CVREF12 | CVREF11 | CVREF10 |
| R/W | _ | R/W | R/W | R/W | _ | R/W | R/W | R/W |
| POR | _ | 0 | 0 | 0 | _ | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

Bit 6~4 CVREF22~CVREF20: Internal reference voltage V_{R2} for comparator 2 selection

000: 0.600V_{DD} 001: 0.625V_{DD} 010: 0.650V_{DD} 011: 0.675V_{DD} 100: 0.700V_{DD} 101: 0.725V_{DD} 110: 0.750V_{DD} 111: 0.775V_{DD}

Bit 3 Unimplemented, read as "0"

Bit 2~0 CVREF12~CVREF10: Internal reference voltage V_{R1} for comparator 1 selection

000: 0.600V_{DD} 001: 0.625V_{DD} 010: 0.650V_{DD} 011: 0.675V_{DD} 100: 0.700V_{DD} 101: 0.725V_{DD} 110: 0.750V_{DD} 111: 0.775V_{DD}

• CMPVREF1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---------|---------|---------|
| Name | _ | _ | _ | _ | _ | CVREF32 | CVREF31 | CVREF30 |
| R/W | _ | _ | _ | _ | _ | R/W | R/W | R/W |
| POR | _ | _ | _ | _ | _ | 0 | 0 | 0 |

Bit 7~3 Unimplemented, read as "0"

Bit $2\sim 0$ CVREF32~CVREF30: Internal reference voltage V_{R3} for comparator 2 selection

 $\begin{array}{c} 000:\ 0.075V_{DD} \\ 001:\ 0.100V_{DD} \\ 010:\ 0.125V_{DD} \\ 011:\ 0.150V_{DD} \\ 100:\ 0.175V_{DD} \\ 101:\ 0.200V_{DD} \\ 110:\ 0.225V_{DD} \\ 111:\ 0.250V_{DD} \end{array}$

Rev. 1.80 114 November 14, 2023



CMPCTL0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|---------|---|--------|------|------|------|------|
| Name | C3VOINV | C2VOINV | _ | INTINV | C3EN | C2EN | C1EN | C0EN |
| R/W | R/W | R/W | _ | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | _ | 0 | 0 | 0 | 0 | 0 |

Bit 7 **C3VOINV**: Inverting control of the comparator 3 output signal

0: Non-invert

1: Invert

Bit 6 C2VOINV: Inverting control of the comparator 2 output signal

0: Non-invert

1: Invert

Bit 5 Unimplemented, read as "0"

Bit 4 INTINV: Inverting control of the debounced external interrupt input signal

0: Non-invert

1: Invert

Bit 3 C3EN: CMP3 enable control bit

0: Disable 1: Enable

If this bit is cleared to "0", the CMP3 is disabled and no power will be consumed. If this bit is set to "1", the CMP3 is powered.

Bit 2 **C2EN**: CMP2 enable control bit

0: Disable 1: Enable

If this bit is cleared to "0", the CMP2 is disabled and no power will be consumed. If this bit is set to "1", the CMP2 is powered.

Bit 1 C1EN: CMP1 enable control bit

0: Disable

1: Enable

If this bit is cleared to "0", the CMP1 is disabled and no power will be consumed. If this bit is set to "1", the CMP1 is powered.

Bit 0 **C0EN**: CMP0 enable control bit

0: Disable 1: Enable

If this bit is set to "0", the CMP0 is disabled and no power will be consumed. If this bit is set to "1", the CMP0 is powered.

CMPCTL1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|--------|--------|--------|---|-------|---|--------|
| Name | C0CMPOP | C3CTL0 | C2CTL1 | C2CTL0 | _ | C1CTL | _ | C3CTL1 |
| R/W | R | R/W | R/W | R/W | _ | R/W | _ | R/W |
| POR | 0 | 0 | 0 | 0 | _ | 0 | _ | 0 |

Bit 7 **C0CMPOP**: Comparator 0 digital output

0: Positive input voltage < negative input voltage

1: Positive input voltage > negative input voltage

Bit 0, 6 C3CTL1~C3CTL0: CMP3 inverting input pin selection

C3CTL[1:0]= 00: CP0P

01: OPOUT

10/11: Reserved, can not be used

Bit 5~4 C2CTL1~C2CTL0: CMP2 input selection

00: Select V_{R3} as negative input and CP2P as positive input

01: Select CP2N as negative input and V_{R2} as positive input

10/11: Reserved

HT45F0059 Single IGBT Continuous Heating Induction Cooker Flash MCU

Bit 3 Unimplemented, read as "0"

Bit 2 C1CTL: CMP1 inverting input pin selection

0: CP0P

1: Reserved, can not be used

Bit 1 Unimplemented, read as "0"

CMPDBC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|--------|--------|--------|--------|--------|--------|
| Name | _ | _ | C0DBC5 | C0DBC4 | C0DBC3 | C0DBC2 | C0DBC1 | C0DBC0 |
| R/W | _ | _ | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **C0DBC5~C0DBC0**: External interrupt input debounce time selection (f_{PPGDCK}=8MHz)

000000: No debounce

000001: 0~1/f_{PPGDCK}, about 0.125μs

000010: 1/f_{PPGDCK}~2/f_{PPGDCK}, about 0.25μs

:

101111: 46/ f_{PPGDCK} ~47/ f_{PPGDCK} , about 5.875µs 110000~111111: 47/ f_{PPGDCK} ~48/ f_{PPGDCK} , about 6µs

Ensure that C0VO signal is low if INTS=1 or PPGIN signal is low if INTS=1 during executing the debounce time setting, otherwise the INT0 signal will be generated. When CMP0 disable or CMP0 enable and positive signal<negative signal, the C0VO signal will be low.

CMPDBC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|---|---|---|---|---|
| Name | C3DBEN | C2DBEN | C1DBEN | _ | _ | _ | _ | _ |
| R/W | R/W | R/W | R/W | _ | _ | _ | _ | _ |
| POR | 0 | 0 | 0 | _ | _ | _ | _ | _ |

Bit 7 **C3DBEN**: Comparator 3 debounce enable control bit

0: Disable

1: Enable

 f_{PPGDCK} =8MHz, $3/f_{PPGDCK}\sim4/f_{PPGDCK}$, about 0.5 μs .

Ensure that C3VO signal is low during executing the debounce time setting, otherwise the CMP3INT signal will be generated. When CMP3 disable or CMP3 enable and positive signal<negative signal, the C3VO signal will be low.

Bit 6 **C2DBEN**: Comparator 2 debounce enable control bit

0: Disable 1: Enable

 f_{PPGDCK} =8MHz, $3/f_{PPGDCK}\sim4/f_{PPGDCK}$, about $0.5\mu s$.

Ensure that C2VO signal is low during executing the debounce time setting, otherwise the CMP2INT signal will be generated. When CMP2 disable or CMP2 enable and positive signalcnegative-signal, the C2VO signal will be low.

Bit 5 C1DBEN: Comparator 1 debounce enable control bit

0: Disable

1: Enable

Note: f_{PPGDCK}=8MHz, 3/f_{PPGDCK}~4/f_{PPGDCK}, about 0.5μs.

Ensure that C1VO signal is low during executing the debounce time setting, otherwise the CMP1INT signal will be generated. When CMP1 disable or CMP1 enable and positive signalregative signal, the C1VO signal will be low.

Bit 4~0 Unimplemented, read as "0"

Rev. 1.80 116 November 14, 2023



CMPHYS Register

Bit 3

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---------|---------|---------|---------|
| Name | _ | _ | _ | _ | C3HYSON | C2HYSON | C1HYSON | C0HYSON |
| R/W | _ | _ | _ | _ | R/W | R/W | R/W | R/W |
| POR | _ | _ | _ | _ | 0 | 0 | 0 | 0 |

Bit 7~4 Unimplemented, read as "0"

C3HYSON: Comparator 3 hysteresis enable control bit

0: Disable 1: Enable

Bit 2 C2HYSON: Comparator 2 hysteresis enable control bit

0: Disable1: Enable

Bit 1 C1HYSON: Comparator 1 hysteresis enable control bit

0: Disable 1: Enable

Bit 0 **C0HYSON**: Comparator 0 hysteresis enable control bit

0: Disable 1: Enable

C3DA Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

D7~D0: Comparator 3 D/A Converter output voltage control bits D/A Converter $V_{OUT} = (D/A Converter V_{REF}/256) \times D[7:0]$

C3LEBC Register

Bit 7~4

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|------|-------|-------|-------|-------|-------|-------|
| Name | C3LEBEN | C3IS | C3LD5 | C3LD4 | C3LD3 | C3LD2 | C3LD1 | C3LD0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 **C3LEBEN**: Valley detection start-up bit

0: Disable 1: Enable

Bit 6 C3IS: Comparator 3 interrupt signal selection bit

0: C3VOD 1: C3VL

Bit 5~0 **C3LD5~C3LD0**: C3LEBEN enable LEB delay time

Digital delay time for f_{SYS} =16MHz: 000000: Bypass digital delay circuit 000001: 0~2/ f_{SYS} , about 0.125 μ s 000010: 2/ f_{SYS} ~4/ f_{SYS} , about 0.25 μ s

 $101111: 92/f_{SYS} \sim 94/f_{SYS}$, about 5.875 µs $11xxxx: 94/f_{SYS} \sim 96/f_{SYS}$, about 6 µs

HT45F0059 Single IGBT Continuous Heating Induction Cooker Flash MCU

Comparator n Offset Calibration Function (n=0~3, if n=0, m=5; if n=1~3, m=4)

The comparators include an input offset calibration function. The calibrated data is stored in CnCOF[m:0] bits. CnCOFM is the calibration mode control bit and CnCRS is used to indicate the input reference voltage source in the calibration mode. CnEN is used to enable or disable the comparator.

Comparator n Offset Calibration Procedure

For comparator n input offset calibration, the procedure is summarised as follows. Note that the hysteresis voltage should be disabled by setting CnHYSON=0 before implementing the comparator n offset calibration.

- Step 1
 - Set CnEN=1, CnCOFM=1 and CnCRS=1, the comparator n is in the offset calibration mode. To make sure V_{CS} as minimize as possible after calibration, the input reference voltage in the calibration should be the same as the input DC operating voltage during normal mode operation. Set CnCOF[m:0]=000000 or 00000 and then read the CnCMPOP bit after a certain delay.
- Step 2
 Increase the CnCOF[m:0] value by 1 and then read the CnCMPOP bit after a certain delay.
 If the CnCMPOP bit state has not changed, then repeat Step 3 until the CnCMPOP bit state changes.
- Step 3
 If the CnCMPOP bit state has changed, record the CnCOF[m:0] value as V_{CS1} and then go to Step 4.
- Step 4
 Set CnCOF[m:0]=111111 or 11111 and then read the CnCMPOP bit after a certain delay.
- Step 5
 - Decrease the CnCOF[m:0] value by 1 and then read the CnCMPOP bit after a certain delay. If the CnCMPOP bit state has not changed, then repeat Step 5 until the CnCMPOP bit state changes.
 - If the CnCMPOP bit state has changed, record the CnCOF[m:0] value as V_{CS2} and then go to Step 6.
- Step 6
 - Restore the Comparator input offset calibration value V_{CS} into the CnCOF[m:0] bits. The offset Calibration procedure has now completed.
 - When $V_{CS}=(V_{CS1}+V_{CS2})/2$. If $(V_{CS1}+V_{CS2})/2$ is not an integral, discard the decimal.

Rev. 1.80 118 November 14, 2023



Operational Amplifier

The device includes an integrated operational amplifier which is used to amplify small analog input signals. OPINP is the OPAMP non-inverting input and OPINN is the OPAMP inverting input. OPOUT and OPROUT are the OPAMP analog voltage output pins. OPEN is used to enable or disable OPAMP. As the OPAMP inputs are pin-shared with I/Os, as well as selecting their respective function, they must also be setup as an inputs by setting the corresponding bits in the I/O port control register.

Operational Amplifier Registers

The overall function is controlled by three registers.

| Register | Bit | | | | | | | | | |
|----------|------|------|------|------|------|------|------|------|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| OPC | OPO | OPEN | _ | _ | OPG1 | OPG0 | _ | _ | | |
| OPVOS | OOFM | ORSP | OOF5 | OOF4 | OOF3 | OOF2 | OOF1 | OOF0 | | |
| OPS | _ | _ | _ | OPS4 | OPS3 | OPS2 | OPS1 | OPS0 | | |

Operational Amplifier Register List

OPC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|------|---|---|------|------|---|---|
| Name | OPO | OPEN | _ | _ | OPG1 | OPG0 | _ | _ |
| R/W | R | R/W | _ | _ | R/W | R/W | _ | _ |
| POR | 0 | 0 | _ | _ | 0 | 0 | _ | _ |

Bit 7 **OPO**: OPAMP digital output for input offset voltage calibration mode

0: Positive input voltage < negative input voltage 1: Positive input voltage > negative input voltage

Bit 6 **OPEN**: OPAMP enable or disable selection bit

0: Disable 1: Enable

Bit 5~4 Unimplemented, read as "0"

Bit 3~2 **OPG1~OPG0**: R2/R1 ratio selection

00: R2/R1=20 01: R2/R1=30 10: R2/R1=40 11: R2/R1=60

Note that the internal R1 and R2 resistors should be used when the gain is determined by these bits. This means the OPINN pin should be selected and the SW0 switch should be on. Otherwise, the gain accuracy will not be guaranteed. (R2=OPAR1;

R1=OPAR3)

Bit 1~0 Unimplemented, read as "0"

Rev. 1.80 119 November 14, 2023



OPVOS Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|------|------|------|
| Name | OOFM | ORSP | OOF5 | OOF4 | OOF3 | OOF2 | OOF1 | OOF0 |
| R/W |
| POR | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

Bit 7 OOFM: OPAMP normal operation or input offset voltage calibration mode selection

0: Normal operation mode

1: Offset calibration mode

Bit 6 ORSP: OPAMP input offset voltage calibration reference selection

0: Select inverting input as the reference input1: Select non-inverting input as the reference input

Bit 5~0 **OOF5~OOF0**: OPAMP input offset voltage calibration control bits

OPS Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|------|------|------|------|------|
| Name | _ | _ | _ | OPS4 | OPS3 | OPS2 | OPS1 | OPS0 |
| R/W | _ | _ | _ | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | _ | 0 | 0 | 0 | 0 | 0 |

Bit 7~5 Unimplemented, read as "0"

Bit 4 **OPS4**: OPAMP switch SW4 on/off control

0: Off 1: On

Bit 3 **OPS3**: OPAMP switch SW3 on/off control

0: Off 1: On

Bit 2 **OPS2**: OPAMP switch SW2 on/off control

0: Off 1: On

Bit 1 **OPS1**: OPAMP switch SW1 on/off control

0: Off 1: On

Bit 0 **OPS0**: OPAMP switch SW0 on/off control

0: Off 1: On

OPAMP Offset Calibration Function

There is an OPAMP input offset calibration function. Here the calibrated data is stored in the OOF[5:0] bits. OOFM is calibration mode control bit and ORSP is used to indicate whether the input reference voltage comes from non-inverting or inverting input in the calibration mode. The OPAMP digital output flag is OPO, which is used for the OPAMP calibration mode.

OPAMP Offset Calibration Procedure

For operational amplifier input offset calibration, the procedures are summarised in the following steps:

• Step 1

Set OOFM=1 and ORSP=1, the OPAMP is now in the offset calibration mode. To make sure $V_{\rm OS}$ as minimize as possible after calibration, the input reference voltage in calibration should be the same as the input DC operating voltage in normal mode operation.

• Step 2
Set OOF[5:0]=000000 and then read the OPO bit after a certain delay.

Rev. 1.80 120 November 14, 2023




- Step 3
 Increase the OOF[5:0] value by 1 and then read the OPO bit after a certain delay.
 If the OPO bit state has not changed, then repeat Step 3 until the OPO bit state changes.
 If the OPO bit state has changed, record the OOF[5:0] value as V_{OSI} and then go to Step 4.
- Step 4
 Set OOF[5:0]=111111 and then read the OPO bit after a certain delay.
- Step 5
 Decrease the OOF[5:0] value by 1 and then read the OPO bit after a certain delay.
 If the OPO bit state has not changed, then repeat Step 5 until the OPO bit state changes.
 If the OPO bit state has changed, record the OOF[5:0] value as V_{OS2} and then go to Step 6.
- Step 6
 Restore the Operational Amplifier input offset calibration value V_{OS} into the OOF[5:0] bits. The offset calibration procedure has now completed.

 When V_{OS}=(V_{OS1}+V_{OS2})/2. If (V_{OS1}+V_{OS2})/2 is not an integral, discard the decimal.

Over Voltage Protection - OVP

The device includes an over voltage protection circuit, abbreviated as OVP, which provides protection mechanisms or generate output signals for zero crossing detection applications. To prevent the operating voltage from exceeding a specific level, the voltage on the OVP input is compared with a reference voltage generated by an 8-bit D/A converter. When a preset over voltage event occurs, the OVP output will be reversed.



Over Voltage Protection Circuit

- Note: 1. If the input source is supplied on OVPI1 pin, as the OVPI1 pin is pin-shared with I/O or other pin functions, before turning on the OVP function, make sure the OVPI1 pin function is selected using the corresponding Pin-shared Function Selection Registers.
 - 2. The on/off control for the switches S0, S1 and S2 is summarised below.
 - 3. The OVPI0 input sources from the CP2N pin.
 - 4. The OVP interrupt is triggered by the OVPO rising edge (OVPSPOL=0).

| OVPCOFM | OVPCRS | S0 | S1 | S2 |
|-----------------|--------|-----|-----|-----|
| 0 | Х | On | On | Off |
| 1 | 0 | Off | On | On |
| 1 | 1 | On | Off | On |
| "x": Don't care |) | | | |

Rev. 1.80 121 November 14, 2023



Over Voltage Protection Operation

The source voltage is supplied on the OVPI0 or OVPI1 line and then connected to a non-invert input of the comparator. A D/A converter is used to generate a reference voltage. The comparator compares the reference voltage with the input voltage to produce the OVPCOUT signal.

Over Voltage Protection Control Registers

The overall operation of the over voltage protection is controlled using several registers. One register is used to provide the reference voltages for the over voltage protection circuit. The remaining three registers are control registers which are used to control the OVP function, D/A converter reference voltage selection, comparator debounce time, comparator hysteresis function, OVP input selection together with the comparator input offset calibration.

| Register | | Bit | | | | | | | | | | |
|----------|---------|---------|--------|---------|---------|---------|---------|---------|--|--|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| OVPC0 | OVPO | OVPSPOL | OVPEN | _ | _ | OVPDEB2 | OVPDEB1 | OVPDEB0 | | | | |
| OVPC1 | OVPCOUT | OVPCOFM | OVPCRS | OVPCOF4 | OVPCOF3 | OVPCOF2 | OVPCOF1 | OVPCOF0 | | | | |
| OVPC2 | _ | _ | _ | _ | HYS1 | HYS0 | OVPS1 | OVPS0 | | | | |
| OVPDA | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | |

OVP Register List

OVPC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|---------|-------|---|---|---------|---------|---------|
| Name | OVPO | OVPSPOL | OVPEN | _ | _ | OVPDEB2 | OVPDEB1 | OVPDEB0 |
| R/W | R | R/W | R/W | _ | _ | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | _ | _ | 0 | 0 | 0 |

Bit 7 **OVPO**: OVP comparator ouptut bit

0: Positive input voltage < negative input voltage 1: Positive input voltage > negative input voltage

Bit 6 **OVPSPOL**: OVPO polarity Control

0: Non-invert 1: Invert

Bit 5 **OVPEN**: OVP function control bit

0: Disable 1: Enable

If the OVPEN bit is cleared to 0, the over voltage protection function is disabled and no power will be consumed. This results in the comparator and D/A converter of OVP both being switched off.

Bit 4~3 Unimplemented, read as "0"

Bit 2~0 **OVPDEB2~OVPDEB0**: OVP comparator debounce time control bits

000: No debounce 001: (1~2)×t_{DEB} 010: (3~4)×t_{DEB} 011: (7~8)×t_{DEB} 100: (15~16)×t_{DEB} 101: (31~32)×t_{DEB} 110: (63~64)×t_{DEB} 111: (127~128)×t_{DEB}

Note: $t_{DEB}=1/f_{SYS}$.

Rev. 1.80 122 November 14, 2023



OVPC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|---------|--------|---------|---------|---------|---------|---------|
| Name | OVPCOUT | OVPCOFM | OVPCRS | OVPCOF4 | OVPCOF3 | OVPCOF2 | OVPCOF1 | OVPCOF0 |
| R/W | R | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

Bit 7 **OVPCOUT**: OVP comparator ouptut before debounce

0: Positive input voltage < negative input voltage

1: Positive input voltage > negative input voltage

Bit 6 **OVPCOFM**: OVP comparator normal operation or input offset voltage calibration

mode selection

0: Normal operation

1: Input offset voltage calibration mode

Bit 5 OVPCRS: OVP comparator input offset voltage calibration reference selection bit

0: Input reference voltage comes from negative input

1: Input reference voltage comes from positive input

Bit 4~0 **OVPCOF4~OVPCOF0**: OVP comparator input offset voltage calibration control bits

OVPC2 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|------|------|-------|-------|
| Name | _ | _ | _ | _ | HYS1 | HYS0 | OVPS1 | OVPS0 |
| R/W | _ | _ | _ | _ | R/W | R/W | R/W | R/W |
| POR | _ | _ | _ | _ | 0 | 0 | 0 | 0 |

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 HYS1~HYS0: OVP comparator hysteresis voltage window control bits

Refer to "Over Voltage Protection Electrical Characteristics" table for details.

Bit 1~0 **OVPS1~OVPS0**: OVP input selection bits

00: Reserved 01: OVPI0 10: OVPI1 11: Reserved

Note that in this device the OVPI0 input sources from the CP2N output.

OVPDA Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: OVP D/A converter output voltage control bits

D/A converter Output: D/A converter V_{OUT}=(D/A converter reference voltage/256)× OVPDA[7:0].

OVP Comparator Offset Calibration Function

The OVPCOFM bit in the OVPC1 register is used to select the OVP comparator operating mode, normal operation or offset calibration mode. If set the bit high, the comparator will enter the offset voltage calibration mode. It is need to note that before offset calibration, the hysteresis voltage should be zero by set HYS[1:0]=00B. If the source voltage is supplied on OVP11 pin which is pin-shared with I/O. As well as selecting its respective function, it must also be setup as an input by setting the corresponding bit in the I/O port control register. For OVP comparator input offset calibration, the procedures are summarised in the following steps.

Rev. 1.80 123 November 14, 2023



Comparator Calibration Procedure

• Step 1

Set OVPCOFM=1, OVPCRS=1, the OVP is now in the comparator calibration mode, S0 and S2 on. To make sure V_{os} as minimize as possible after calibration, the input reference voltage in calibration should be the same as the input DC operating voltage in normal mode operation.


- Step 2
 Set OVPCOF[4:0]=00000 then read OVPCOUT bit status after a certain delay.
- Step 3
 Let OVPCOF[4:0]=OVPCOF[4:0]+1 then read the OVPCOUT bit status after a certain delay.

 If OVPCOUT bit state has not changed, then repeat Step 3 until the OVPCOUT bit state changes.
 If the OVPCOUT bit state has changed, record the OVPCOF[4:0] data as V_{CS1} and then go to Step 4.
- Step 4
 Set OVPCOF[4:0]=11111 then read the OVPCOUT bit status after a certain delay.
- Step 5
 Let OVPCOF[4:0]=OVPCOF[4:0]-1 then read the OVPCOUT bit status after a certain delay.
 If the OVPCOUT bit state has not changed, then repeat Step 5 until the OVPCOUT bit state changes.

 If the OVPCOUT bit state has changed, record the OVPCOF[4:0] value as V_{CS2} and then go to Step 6.
- Step 6 Restore $V_{OS}=(V_{CS1}+V_{CS2})/2$ to the OVPCOF[4:0] bits. The calibration is finished. If $(V_{CS1}+V_{CS2})/2$ is not an integral, discard the decimal.

Peripheral Clock Output

The Peripheral Clock Output allows the device to supply external hardware with a clock signal synchronised to the microcontroller clock.



Peripheral Clock Output Block Diagram

Peripheral Clock Output Operation

The peripheral clock output pin PCK is pin-shared with the I/O pin PB1, the pin should be configured as PCK output function by configuring the relevant pin-shared function control bits. The peripheral clock output function is controlled by the PCKC register. After the PCKEN and PCKPOL bits have been set, writing a high value to the PCKD bit will enable the PCK output function, writing a zero value will disable the PCK output function and force the output low or high by PCKPOL bit.

The clock source for the Peripheral Clock Output can originate from the subdivided version of f_H , The division ratio value is determined by the PCKPSC bit in the PCKC register.

Rev. 1.80 124 November 14, 2023



The PCK output truth table as follows:

| PCKEN | PCKD | PCKPOL | PCK Output |
|-------|------|--------|------------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | PCK |
| 1 | 1 | 1 | PCK |

Peripheral Clock Output Register

The peripheral clock output function is controlled by the PCKC register.

• PCKC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|------|--------|-------|---|---|---|--------|
| Name | _ | PCKD | PCKPOL | PCKEN | _ | _ | _ | PCKPSC |
| R/W | _ | R/W | R/W | R/W | _ | _ | _ | R/W |
| POR | _ | 0 | 0 | 0 | _ | _ | _ | 0 |

Bit 7 Unimplemented, read as "0"

Bit 6 **PCKD**: PCK output control

0: Inactive 1: Active

This bit is used to control the PCK output active or inactive. If this bit is cleared to zero, the PCK output status is determined by the PCKPOL bit.

Bit 5 **PCKPOL**: PCK polarity control

0: Non-invert

1: Invert

When PCKD=0, if this bit is low, force the PCK output low; if this bit is high, force the PCK output high.

Bit 4 **PCKEN**: PCK function control

0: Disable 1: Enable

Bit 3~1 Unimplemented, read as "0"


Bit 0 **PCKPSC**: Peripheral clock, f_{PCK}, prescaler selsction

 $\begin{array}{c} 0\colon f_{\text{H}}\!/4096 \\ 1\colon f_{\text{H}}\!/8192 \end{array}$



Cyclic Redundancy Check - CRC

The Cyclic Redundancy Check, CRC, calculation unit is an error detection technique test algorithm and uses to verify data transmission or storage data correctness. A CRC calculation takes a data stream or a block of data as input and generates a 16-bit output remainder. Ordinarily, a data stream is suffixed by a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored data stream is calculated by the same generator polynomial as described in the following section.



CRC Registers

The CRC generator contains an 8-bit CRC data input register, CRCIN, and a CRC checksum register pair, CRCDH and CRCDL. The CRCIN register is used to input new data and the CRCDH and CRCDL registers are used to hold the previous CRC calculation result. A CRC control register, CRCCR, is used to select which CRC generating polynomial is used.

| Register | | Bit | | | | | | | | | | |
|----------|-----|-----|-----|-----|-----|-----|----|------|--|--|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| CRCCR | _ | _ | _ | _ | _ | _ | _ | POLY | | | | |
| CRCIN | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | |
| CRCDL | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | |
| CRCDH | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | | | | |

CRC Register List

CRCCR Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|---|------|
| Name | _ | _ | _ | _ | _ | _ | _ | POLY |
| R/W | _ | _ | _ | _ | _ | _ | _ | R/W |
| POR | _ | _ | _ | _ | _ | _ | _ | 0 |

Bit 7~1 Unimplemented, read as "0"

Bit 0 **POLY**: 16-bit CRC generating polynomial selection

0: CRC-CCITT: X¹⁶+X¹²+X⁵+1 1: CRC-16: X¹⁶+X¹⁵+X²+1

CRCIN Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: CRC input data register

Rev. 1.80 126 November 14, 2023



• CRCDL Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: 16-bit CRC checksum low byte data register

CRCDH Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D15~D8**: 16-bit CRC checksum high byte data register

CRC Operation

The CRC generator provides the 16-bit CRC result calculation based on the CRC16 and CCITT CRC16 polynomials. In this CRC generator, there are only these two polynomials available for the numeric values calculation. It cannot support the 16-bit CRC calculations based on any other polynomials.

The following two expressions can be used for the CRC generating polynomial which is determined using the POLY bit in the CRC control register, CRCCR. The CRC calculation result is called as the CRC checksum, CRCSUM, and stored in the CRC checksum register pair, CRCDH and CRCDL.

CRC-CCITT: X¹⁶+X¹²+X⁵+1

• CRC-16: X16+X15+X2+1

CRC Computation

Each write operation to the CRCIN register creates a combination of the previous CRC value stored in the CRCDH and CRCDL registers and the new data input. The CRC unit calculates the CRC data register value is based on byte by byte. It will take one MCU instruction cycle to calculate the CRC checksum.

CRC Calculation Procedures

- 1. Clear the checksum register pair, CRCDH and CRCDL.
- 2. Execute an "Exclusive OR" operation with the 8-bit input data byte and the 16-bit CRCSUM high byte. The result is called the temporary CRCSUM.
- 3. Shift the temporary CRCSUM value left by one bit and move a "0" into the LSB.
- 4. Check the shifted temporary CRCSUM value after procedure 3.

If the MSB is 0, then this shifted temporary CRCSUM will be considered as a new temporary CRCSUM.

Otherwise, execute an "Exclusive OR" operation with the shifted temporary CRCSUM in procedure 3 and a data "8005H". Then the operation result will be regarded as the new temporary CRCSUM.

Note that the data to be perform an "Exclusive OR" operation is "8005H" for the CRC-16 polynomial while for the CRC-CCITT polynomial the data is "1021H".

- 5. Repeat the procedure 3 ~ procedure 4 until all bits of the input data byte are completely calculated.
- 6. Repeat the procedure 2 ~ procedure 5 until all of the input data bytes are completely calculated. Then, the latest calculated result is the final CRC checksum, CRCSUM.

Rev. 1.80 127 November 14, 2023

CRC Calculation Examples

• Write 1 byte input data into the CRCIN register and the corresponding CRC checksum are individually calculated as the following table shown.

| CRC Polynomial | CRC Data Input | | | | | | | | |
|--|----------------|-------|-------|-------|-------|-------|-------|-------|--|
| CRC Polyflolillai | 00H | 01H | 02H | 03H | 04H | 05H | 06H | 07H | |
| CRC-CCITT (X16+X12+X5+1) | 0000H | 1021H | 2042H | 3063H | 4084H | 50A5H | 60C6H | 70E7H | |
| CRC-16 (X ¹⁶ +X ¹⁵ +X ² +1) | 0000H | 8005H | 800FH | 000AH | 801BH | 001EH | 0014H | 8011H | |

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before each CRC input data is written into the CRCIN register.

• Write 4 bytes input data into the CRCIN register sequentially and the CRC checksum are sequentially listed in the following table.

| CPC Polynomial | CRC Data Input |
|---|--|
| CRC Polynomial | CRCIN=78H→56H→34H→12H |
| CRC-CCITT (X ¹⁶ +X ¹² +X ⁵ +1) | (CRCDH, CRCDL)=FF9FH→BBC3H→A367H→D0FAH |
| CRC-16 (X ¹⁶ +X ¹⁵ +X ² +1) | (CRCDH, CRCDL)=0110h→91F1h→F2DEh→5C43h |

Note: The initial value of the CRC checksum register pair, CRCDH and CRCDL, is zero before the sequential CRC data input operation.

Program Memory CRC Checksum Calculation Example

- 1. Clear the checksum register pair, CRCDH and CRCDL.
- 2. Select the CRC-CCITT or CRC-16 polynomial as the generating polynomial using the POLY bit in the CRCCR register.
- 3. Execute the table read instruction to read the program memory data value.
- 4. Write the table data low byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.
- Write the table data high byte into the CRCIN register and execute the CRC calculation with the current CRCSUM value. Then a new CRCSUM result will be obtained and stored in the CRC checksum register pair, CRCDH and CRCDL.
- 6. Repeat the procedure 3 ~ procedure 5 to read the next program memory data value and execute the CRC calculation until all program memory data are read followed by the sequential CRC calculation. Then the value in the CRC checksum register pair is the final CRC calculation result.

Rev. 1.80 128 November 14, 2023



Low Voltage Detector – LVD

The device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage, V_{DD} , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, $V_{\text{LVD2}} \sim V_{\text{LVD0}}$, are used to select one of eight fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V_{DD} voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

LVDC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|------|-------|-------|-------|-------|-------|
| Name | _ | _ | LVDO | LVDEN | VBGEN | VLVD2 | VLVD1 | VLVD0 |
| R/W | _ | _ | R | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 Unimplemented, read as "0"

Bit 5 LVDO: LVD output flag

0: No Low Voltage Detected

1: Low Voltage Detected

Bit 4 LVDEN: Low Voltage Detector control

0: Disable 1: Enable

Bit 3 VBGEN: Bandgap buffer control

0: Disable 1: Enable

Note that the Bandgap circuit is enabled when the LVD or LVR function is enabled or when the VBGEN bit is set high.

Bit 2~0 VLVD2~VLVD0: Select LVD reference voltage


000: 2.0V 001: 2.2V 010: 2.4V 011: 2.7V 100: 3.0V 101: 3.3V 110: 3.6V

111: 4.0V



LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage, V_{DD} , with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.0V and 4.0V. When the power supply voltage, V_{DD} , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. When the device is in the SLEEP mode, the low voltage detector will be disabled even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay $t_{\rm LVDS}$ should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the $V_{\rm DD}$ voltage may rise and fall rather slowly, at the voltage nears that of $V_{\rm LVD}$, there may be multiple bit LVDO transitions.



LVD Operation

The Low Voltage Detector also has its own interrupt, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of t_{LVD} after the LVDO bit has been set high by a low voltage condition. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if V_{DD} falls below the preset LVD voltage. This will cause the device to wake-up from the IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the IDLE Mode.

Interrupts

Interrupts are an important part of any microcontroller system. When an internal function such as a Timer or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several internal interrupt functions, which are generated by various internal functions such as the Timers, Comparators, LVD, EEPROM and the A/D converter, etc.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by the INTC0~INTC3 registers, located in the Special Purpose Data Memory, as shown in the accompanying table.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Rev. 1.80 130 November 14, 2023



| | Function | Enable Bit | Request Flag | Notes |
|------------------|--------------------------|------------|--------------|-------|
| Global | | EMI | _ | _ |
| OVP | | OVPE | OVPF | _ |
| Compar | Comparator | | CPnF | n=1~3 |
| | PPGINT interrupt | PPGINTE | PPGINTF | _ |
| PPG | PPGTIMER interrupt | PPGTME | PPGTMF | _ |
| PPG | PPGATCD interrupt | PPGATCDE | PPGATCDF | _ |
| | PPG re-trigger interrupt | PPGRNE | PPGRNF | _ |
| A/D Cor | verter | ADE | ADF | _ |
| EEPRO | M | DEE | DEF | _ |
| LVD | | LVE | LVF | _ |
| Timer/E | vent Counter | TnE | TnF | n=0~2 |
| I ² C | | IICE | IICF | _ |

Interrupt Register Bit Naming Conventions

| Register | | | | Bit | | | | | | | | | | |
|----------|------|---------|----------|--------|---------|--------|----------|--------|--|--|--|--|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | |
| INTC0 | _ | PPGINTF | CP1F | OVPF | PPGINTE | CP1E | OVPE | EMI | | | | | | |
| INTC1 | CP3F | CP2F | ADF | T0F | CP3E | CP2E | ADE | T0E | | | | | | |
| INTC2 | DEF | T2F | T1F | LVF | DEE | T2E | T1E | LVE | | | | | | |
| INTC3 | IICF | PPGRNF | PPGATCDF | PPGTMF | IICE | PPGRNE | PPGATCDE | PPGTME | | | | | | |

Interrupt Register List

• INTC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---------|------|------|---------|------|------|-----|
| Name | _ | PPGINTF | CP1F | OVPF | PPGINTE | CP1E | OVPE | EMI |
| R/W | _ | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | _ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

Bit 6 **PPGINTF**: PPGINT interrupt request flag

0: No request1: Interrupt request

Bit 5 CP1F: Comparator 1 interrupt request flag

0: No request1: Interrupt request

Bit 4 **OVPF**: OVP interrupt request flag

0: No request1: Interrupt request

Bit 3 **PPGINTE**: PPGINT interrupt control

0: Disable1: Enable

Bit 2 CP1E: Comparator 1 interrupt control

0: Disable 1: Enable

Bit 1 **OVPE**: OVP interrupt control

0: Disable 1: Enable

Bit 0 **EMI**: Global interrupt control

0: Disable 1: Enable



• INTC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|-----|-----|------|------|-----|-----|
| Name | CP3F | CP2F | ADF | T0F | CP3E | CP2E | ADE | T0E |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 CP3F: Comparator 3 interrupt request flag

0: No request

1: Interrupt request

Bit 6 **CP2F**: Comparator 2 interrupt request flag

0: No request1: Interrupt request

Bit 5 **ADF**: A/D converter interrupt request flag

0: No request1: Interrupt request

Bit 4 T0F: Timer/Event Counter 0 interrupt request flag

0: No request1: Interrupt request

Bit 3 **CP3E**: Comparator 3 interrupt control

0: Disable 1: Enable

Bit 2 **CP2E**: Comparator 2 interrupt control

0: Disable 1: Enable

Bit 1 ADE: A/D converter interrupt control

0: Disable 1: Enable

Bit 0 T0E: Timer/Event Counter 0 interrupt control

0: Disable 1: Enable

INTC2 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | DEF | T2F | T1F | LVF | DEE | T2E | T1E | LVE |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 **DEF**: Data EEPROM interrupt request flag

0: No request1: Interrupt request

Bit 6 T2F: Timer/Event Counter 2 interrupt request flag

0: No request1: Interrupt request

Bit 5 T1F: Timer/Event Counter 1 interrupt request flag

0: No request1: Interrupt request

Bit 4 LVF: LVD interrupt request flag

0: No request1: Interrupt request

Bit 3 **DEE**: Data EEPROM interrupt control

0: Disable 1: Enable

Rev. 1.80 132 November 14, 2023



Bit 2 T2E: Timer/Event Counter 2 interrupt control

0: Disable 1: Enable

Bit 1 T1E: Timer/Event Counter 1 interrupt control

0: Disable 1: Enable

Bit 0 LVE: LVD interrupt control

0: Disable 1: Enable

• INTC3 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|--------|----------|--------|------|--------|----------|--------|
| Name | IICF | PPGRNF | PPGATCDF | PPGTMF | IICE | PPGRNE | PPGATCDE | PPGTME |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 IICF: I²C bus interrupt request flag

0: No request1: Interrupt request

Bit 6 **PPGRNF**: PPG re-trigger interrupt request flag

0: No request1: Interrupt request

Bit 5 **PPGATCDF**: PPGATCD interrupt request flag

0: No request1: Interrupt request

Bit 4 **PPGTMF**: PPGTIMER interrupt request flag

0: No request1: Interrupt request

Bit 3 IICE: I²C bus interrupt control

0: Disable 1: Enable

Bit 2 **PPGRNE**: PPG re-trigger interrupt control

0: Disable 1: Enable

Bit 1 **PPGATCDE**: PPGATCD interrupt control

0: Disable 1: Enable

Bit 0 **PPGTME**: PPGTIMER interrupt control

0: Disable 1: Enable



Interrupt Operation

When the conditions for an interrupt event occur, such as a Timer/Event Counter n overflow or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.


When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. All interrupt sources have their own individual vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

Rev. 1.80 134 November 14, 2023







OVP Interrupt

The OVP Interrupt is controlled by the Over voltage protection function. An OVP interrupt request will take place when the OVP interrupt request flag, OVPF, is set, a situation that will occur when an OVP input voltage is larger than a preset voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and OVP interrupt enable bit, OVPE, must first be set. When the interrupt is enabled, the stack is not full and a larger voltage than the preset reference value is input, a subroutine call to the OVP interrupt vector will take place. When the interrupt is serviced, the OVP interrupt request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

Comparator Interrupts

The device has three comparator interrupts, controlled by the internal comparators, CMP1~CMP3. The comparator n interrupt request will take place when the comparator n interrupt request flag, CPnF, is set, a situation that will occur when the comparator output bit changes state. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and comparator interrupt enable bits, CPnE, must first be set. When the interrupt is enabled, the stack is not full and the comparator inputs generate a comparator output falling edge since any of the above described situations occurs, a subroutine call to the comparator interrupt vector, will take place. When the interrupt is serviced, the comparator interrupt request flag, CPnF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

EEPROM Interrupt

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the EEPROM Interrupt request flag, DEF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

LVD Interrupt

A LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI and Low Voltage Interrupt enable bit, LVE, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the LVD interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the LVD Interrupt request flag, LVF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Rev. 1.80 136 November 14, 2023



Timer/Event Counter Interrupts

A Timer/Event Counter n overflow interrupt request will take place when the Timer/Event Counter n Interrupt request flag, TnF, is set, a situation that will occur when the Timer/Event Counter n overflows. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Timer/Event Counter n Interrupt enable bit, TnE, must first be set. When the interrupt is enabled, the stack is not full and the Tmer/Event Counter n overflow occurs, a subroutine call to the Timer/Event Counter n Interrupt vector, willi take place. When the Timer/Event Counter n Interrupt is serviced, the Timer/Event Counter n Interrupt flag, TnF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

PPGINT Interrupt

A PPGINT Interrupt request will take place when the PPGINT Interrupt request flag, PPGINTF, is set, a situation that will occur when a PPG INT00 signal falling edge is generated. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and PPGINT Interrupt enable bit, PPGINTE, must first be set. When the interrupt is enabled, the stack is not full and the INT00 signal falling edge is produced, a subroutine call to the PPGINT Interrupt vector, will take place. When the PPGINT Interrupt is serviced, the PPGINT Interrupt flag, PPGINTF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

PPGTIMER Interrupt

A PPGTIMER Interrupt request will take place when the PPGTIMER Interrupt request flag, PPGTMF, is set, a situation that will occur when the PPGTIMER overflows. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and PPGTIMER Interrupt enable bit, PPGTME, must first be set. When the interrupt is enabled, the stack is not full and the PPGTIMER overflow occurs, a subroutine call to the PPGTIMER Interrupt vector, will take place. When the PPGTIMER Interrupt is serviced, the PPGTIMER Interrupt flag, PPGTMF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

PPGATCD Interrupt

A PPGATCD interrupt request will take place when the PPGATCD Interrupt request flag, PPGATCDF, is set, a situation that will occur when the PPGTA approaches PPGTC/PPGTD has completed. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and PPGATCD Interrupt enable bit, PPGATCDE, must first be set. When the interrupt is enabled, the stack is not full and the PPG Timer overflow occurs, a subroutine call to the PPGATCD Interrupt vector, will take place. When the PPGATCD Interrupt is serviced, the PPGATCD Interrupt flag, PPGATCDF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

PPG Re-trigger Interrupt

A PPG re-trigger Interrupt request will take place when the PPG re-trigger Interrupt request flag, PPGRNF, is set, a situation that will occur when the PPG software setting re-trigger time is reached. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and PPG re-trigger Interrupt enable bit, PPGRNE, must first be set. When the interrupt is enabled, the stack is not full and the PPG software re-trigger is enabled, a subroutine call to the PPG re-trigger Interrupt vector, will take place. When the PPG re-trigger Interrupt is serviced, the PPG re-trigger Interrupt request flag, PPGRNF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Rev. 1.80 137 November 14, 2023



I²C Interrupt

An I²C interrupt request will take place when the I²C Interrupt request flag, IICF, is set, which occurs when a byte of data has been received or transmitted by the I²C interface, or an I²C slave address match occurs, or an I²C bus time-out occurs. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, IICE, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective Interrupt vector, will take place. When the interrupt is serviced, the Serial Interface Interrupt flag, IICF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as edge transitions on the comparator inputs or an A/D conversion process finishes may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.


As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Rev. 1.80 138 November 14, 2023



Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.80 140 November 14, 2023



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.80 141 November 14, 2023



Instruction Set Summary

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

Table Conventions

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

| Mnemonic | Description | Cycles | Flag Affected |
|----------------|---|-------------------|----------------------|
| Arithmetic | | | - |
| ADD A,[m] | Add Data Memory to ACC | 1 | Z, C, AC, OV, SC |
| ADDM A,[m] | Add ACC to Data Memory | 1 Note | Z, C, AC, OV, SC |
| ADD A,x | Add immediate data to ACC | 1 | Z, C, AC, OV, SC |
| ADC A,[m] | Add Data Memory to ACC with Carry | 1 | Z, C, AC, OV, SC |
| ADCM A,[m] | Add ACC to Data memory with Carry | 1 Note | Z, C, AC, OV, SC |
| SUB A,x | Subtract immediate data from the ACC | 1 | Z, C, AC, OV, SC, CZ |
| SUB A,[m] | Subtract Data Memory from ACC | 1 | Z, C, AC, OV, SC, CZ |
| SUBM A,[m] | Subtract Data Memory from ACC with result in Data Memory | 1 Note | Z, C, AC, OV, SC, CZ |
| SBC A,x | Subtract immediate data from ACC with Carry | 1 | Z, C, AC, OV, SC, CZ |
| SBC A,[m] | Subtract Data Memory from ACC with Carry | 1 | Z, C, AC, OV, SC, CZ |
| SBCM A,[m] | Subtract Data Memory from ACC with Carry, result in Data Memory | 1 Note | Z, C, AC, OV, SC, CZ |
| DAA [m] | Decimal adjust ACC for Addition with result in Data Memory | 1 Note | С |
| Logic Operatio | on . | | |
| AND A,[m] | Logical AND Data Memory to ACC | 1 | Z |
| OR A,[m] | Logical OR Data Memory to ACC | 1 | Z |
| XOR A,[m] | Logical XOR Data Memory to ACC | 1 | Z |
| ANDM A,[m] | Logical AND ACC to Data Memory | 1 Note | Z |
| ORM A,[m] | Logical OR ACC to Data Memory | 1 Note | Z |
| XORM A,[m] | Logical XOR ACC to Data Memory | 1 Note | Z |
| AND A,x | Logical AND immediate Data to ACC | 1 | Z |
| OR A,x | Logical OR immediate Data to ACC | 1 | Z |
| XOR A,x | Logical XOR immediate Data to ACC | 1 | Z |
| CPL [m] | Complement Data Memory | 1 Note | Z |
| CPLA [m] | Complement Data Memory with result in ACC | 1 | Z |
| Increment & De | ecrement | | |
| INCA [m] | Increment Data Memory with result in ACC | 1 | Z |
| INC [m] | Increment Data Memory | 1 Note | Z |
| DECA [m] | Decrement Data Memory with result in ACC | 1 | Z |
| DEC [m] | Decrement Data Memory | 1 ^{Note} | Z |
| Rotate | | | |
| RRA [m] | Rotate Data Memory right with result in ACC | 1 | None |
| RR [m] | Rotate Data Memory right | 1 ^{Note} | None |
| RRCA [m] | Rotate Data Memory right through Carry with result in ACC | 1 | С |
| RRC [m] | Rotate Data Memory right through Carry | 1 ^{Note} | С |
| RLA [m] | Rotate Data Memory left with result in ACC | 1 | None |
| RL [m] | Rotate Data Memory left | 1 ^{Note} | None |
| RLCA [m] | Rotate Data Memory left through Carry with result in ACC | 1 | С |
| RLC [m] | Rotate Data Memory left through Carry | 1 Note | С |

Rev. 1.80 November 14, 2023



| Mnemonic | Description | Cycles | Flag Affected |
|---------------|---|-------------------|---------------|
| Data Move | | | |
| MOV A,[m] | Move Data Memory to ACC | 1 | None |
| MOV [m],A | Move ACC to Data Memory | 1 ^{Note} | None |
| MOV A,x | Move immediate data to ACC | 1 | None |
| Bit Operation | 1 | | |
| CLR [m].i | Clear bit of Data Memory | 1 ^{Note} | None |
| SET [m].i | Set bit of Data Memory | 1 ^{Note} | None |
| Branch Oper | ation | | |
| JMP addr | Jump unconditionally | 2 | None |
| SZ [m] | Skip if Data Memory is zero | 1 ^{Note} | None |
| SZA [m] | Skip if Data Memory is zero with data movement to ACC | 1 ^{Note} | None |
| SZ [m].i | Skip if bit i of Data Memory is zero | 1 ^{Note} | None |
| SNZ [m] | Skip if Data Memory is not zero | 1 ^{Note} | None |
| SNZ [m].i | Skip if bit i of Data Memory is not zero | 1 ^{Note} | None |
| SIZ [m] | Skip if increment Data Memory is zero | 1 ^{Note} | None |
| SDZ [m] | Skip if decrement Data Memory is zero | 1 ^{Note} | None |
| SIZA [m] | Skip if increment Data Memory is zero with result in ACC | 1 ^{Note} | None |
| SDZA [m] | Skip if decrement Data Memory is zero with result in ACC | 1 ^{Note} | None |
| CALL addr | Subroutine call | 2 | None |
| RET | Return from subroutine | 2 | None |
| RET A,x | Return from subroutine and load immediate data to ACC | 2 | None |
| RETI | Return from interrupt | 2 | None |
| Table Read C | peration | | |
| TABRD [m] | Read table (specific page) to TBLH and Data Memory | 2 ^{Note} | None |
| TABRDL [m] | Read table (last page) to TBLH and Data Memory | 2 ^{Note} | None |
| ITABRD [m] | Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory | 2 ^{Note} | None |
| ITABRDL [m] | Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory | 2 ^{Note} | None |
| Miscellaneou | is | | |
| NOP | No operation | 1 | None |
| CLR [m] | Clear Data Memory | 1 ^{Note} | None |
| SET [m] | Set Data Memory | 1 ^{Note} | None |
| CLR WDT | Clear Watchdog Timer | 1 | TO, PDF |
| SWAP [m] | Swap nibbles of Data Memory | 1 ^{Note} | None |
| SWAPA [m] | Swap nibbles of Data Memory with result in ACC | 1 | None |
| HALT | Enter power down mode | 1 | TO, PDF |

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

^{2.} Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



Extended Instruction Set

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

| Mnemonic | Description | Cycles | Flog Affootod |
|-----------------|---|-------------------|----------------------|
| | Description | Cycles | Flag Affected |
| Arithmetic | | | |
| LADD A,[m] | Add Data Memory to ACC | 2 | Z, C, AC, OV, SC |
| LADDM A,[m] | Add ACC to Data Memory | 2 ^{Note} | Z, C, AC, OV, SC |
| LADC A,[m] | Add Data Memory to ACC with Carry | 2 | Z, C, AC, OV, SC |
| LADCM A,[m] | Add ACC to Data memory with Carry | 2 ^{Note} | Z, C, AC, OV, SC |
| LSUB A,[m] | Subtract Data Memory from ACC | 2 | Z, C, AC, OV, SC, CZ |
| LSUBM A,[m] | Subtract Data Memory from ACC with result in Data Memory | 2 ^{Note} | Z, C, AC, OV, SC, CZ |
| LSBC A,[m] | Subtract Data Memory from ACC with Carry | 2 | Z, C, AC, OV, SC, CZ |
| LSBCM A,[m] | Subtract Data Memory from ACC with Carry, result in Data Memory | 2 ^{Note} | Z, C, AC, OV, SC, CZ |
| LDAA [m] | Decimal adjust ACC for Addition with result in Data Memory | 2 ^{Note} | С |
| Logic Operation | n | | |
| LAND A,[m] | Logical AND Data Memory to ACC | 2 | Z |
| LOR A,[m] | Logical OR Data Memory to ACC | 2 | Z |
| LXOR A,[m] | Logical XOR Data Memory to ACC | 2 | Z |
| LANDM A,[m] | Logical AND ACC to Data Memory | 2 ^{Note} | Z |
| LORM A,[m] | Logical OR ACC to Data Memory | 2 ^{Note} | Z |
| LXORM A,[m] | Logical XOR ACC to Data Memory | 2 ^{Note} | Z |
| LCPL [m] | Complement Data Memory | 2 ^{Note} | Z |
| LCPLA [m] | Complement Data Memory with result in ACC | 2 | Z |
| Increment & De | ecrement | | |
| LINCA [m] | Increment Data Memory with result in ACC | 2 | Z |
| LINC [m] | Increment Data Memory | 2 ^{Note} | Z |
| LDECA [m] | Decrement Data Memory with result in ACC | 2 | Z |
| LDEC [m] | Decrement Data Memory | 2 ^{Note} | Z |
| Rotate | • | | |
| LRRA [m] | Rotate Data Memory right with result in ACC | 2 | None |
| LRR [m] | Rotate Data Memory right | 2 ^{Note} | None |
| LRRCA [m] | Rotate Data Memory right through Carry with result in ACC | 2 | С |
| LRRC [m] | Rotate Data Memory right through Carry | 2 ^{Note} | С |
| LRLA [m] | Rotate Data Memory left with result in ACC | 2 | None |
| LRL [m] | Rotate Data Memory left | 2 ^{Note} | None |
| LRLCA [m] | Rotate Data Memory left through Carry with result in ACC | 2 | С |
| LRLC [m] | Rotate Data Memory left through Carry | 2 ^{Note} | С |
| Data Move | | | • |
| LMOV A,[m] | Move Data Memory to ACC | 2 | None |
| LMOV [m],A | Move ACC to Data Memory | 2 ^{Note} | None |
| Bit Operation | | | |
| LCLR [m].i | Clear bit of Data Memory | 2 ^{Note} | None |
| LSET [m].i | Set bit of Data Memory | 2 ^{Note} | None |

Rev. 1.80 November 14, 2023



| Mnemonic | Description | Cycles | Flag Affected | | |
|---------------|---|-------------------|---------------|--|--|
| Branch | | | | | |
| LSZ [m] | Skip if Data Memory is zero | 2 ^{Note} | None | | |
| LSZA [m] | Skip if Data Memory is zero with data movement to ACC | 2 ^{Note} | None | | |
| LSNZ [m] | Skip if Data Memory is not zero | 2 ^{Note} | None | | |
| LSZ [m].i | Skip if bit i of Data Memory is zero | 2 ^{Note} | None | | |
| LSNZ [m].i | Skip if bit i of Data Memory is not zero | 2 ^{Note} | None | | |
| LSIZ [m] | Skip if increment Data Memory is zero | 2 ^{Note} | None | | |
| LSDZ [m] | Skip if decrement Data Memory is zero | 2 ^{Note} | None | | |
| LSIZA [m] | Skip if increment Data Memory is zero with result in ACC | 2 ^{Note} | None | | |
| LSDZA [m] | Skip if decrement Data Memory is zero with result in ACC | 2 ^{Note} | None | | |
| Table Read | | | | | |
| LTABRD [m] | Read table (specific page) to TBLH and Data Memory | 3 ^{Note} | None | | |
| LTABRDL [m] | Read table (last page) to TBLH and Data Memory | 3 ^{Note} | None | | |
| LITABRD [m] | Increment table pointer TBLP first and Read table (specific page) to TBLH and Data Memory | 3 ^{Note} | None | | |
| LITABRDL [m] | Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory | 3 ^{Note} | None | | |
| Miscellaneous | | | | | |
| LCLR [m] | Clear Data Memory | 2 ^{Note} | None | | |
| LSET [m] | Set Data Memory | 2 ^{Note} | None | | |
| LSWAP [m] | Swap nibbles of Data Memory | 2 ^{Note} | None | | |
| LSWAPA [m] | Swap nibbles of Data Memory with result in ACC | 2 | None | | |

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then three cycles are required, if no skip takes place two cycles is required.

Rev. 1.80 November 14, 2023

^{2.} Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



Instruction Definition

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

 $\begin{aligned} & \text{Operation} & & \text{ACC} \leftarrow \text{ACC} + [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C, SC

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "AND" [m]$

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC$ "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s) Z

Rev. 1.80 November 14, 2023



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack \leftarrow Program Counter + 1

Program Counter ← addr

Affected flag(s) None

CLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i \leftarrow 0 Affected flag(s) None

CLR WDT Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$ $PDF \leftarrow 0$

Affected flag(s) TO, PDF

CPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow \overline{[m]}$

Affected flag(s) Z

CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m]$

Affected flag(s) Z

DAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H \text{ or}$

 $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$

Affected flag(s) C



DEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

DECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

HALT Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation $TO \leftarrow 0$

PDF $\leftarrow 1$

Affected flag(s) TO, PDF

INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

INCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation $ACC \leftarrow [m]$ Affected flag(s) None

MOV A,x Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation $[m] \leftarrow ACC$ Affected flag(s) None

Rev. 1.80 148 November 14, 2023



NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" [m]$

Affected flag(s) Z

OR A,x Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" x$

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$

Affected flag(s) Z

RET Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

RET A,x Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$

Affected flag(s) None

RETI Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow [m].7$

Affected flag(s) None



RLA [m] Rotate Data Memory left with result in ACC

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. Description

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None

Rotate Data Memory left through Carry RLC [m]

The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 Description

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow C$

 $C \leftarrow [m].7$

C Affected flag(s)

Rotate Data Memory left through Carry with result in ACC RLCA [m]

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$

 $ACC.0 \leftarrow C$

 $C \leftarrow [m].7$

Affected flag(s) C

RR [m] Rotate Data Memory right

The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. Description

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

 $[m].7 \leftarrow [m].0$

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation $ACC.i \leftarrow [m].(i+1); (i=0\sim6)$

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

Rotate Data Memory right through Carry RRC [m]

The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 Description

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

[m].7 ← C

 $C \leftarrow [m].0$

Affected flag(s) C

Rev. 1.80 150 November 14, 2023



RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

SBC A, x Subtract immediate data from ACC with Carry

Description The immediate data and the complement of the carry flag are subtracted from the

Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag

will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - C$ Affected flag(s) OV, Z, AC, C, SC, CZ

SDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m]=0

Affected flag(s) None

SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC=0

Affected flag(s) None

Rev. 1.80 151 November 14, 2023



SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation $[m] \leftarrow FFH$ Affected flag(s) None

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation [m].i \leftarrow 1 Affected flag(s) None

SIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m]=0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC=0

Affected flag(s) None

SNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if $[m].i \neq 0$

Affected flag(s) None

SNZ [m] Skip if Data Memory is not 0

Description The contents of the specified Data Memory are read out and then written back to the specified

Data Memory again. If the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following

instruction.

Operation Skip if $[m] \neq 0$

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\label{eq:acc} \begin{array}{ll} \text{Operation} & \text{ACC} \leftarrow \text{ACC} - [m] \\ \text{Affected flag(s)} & \text{OV, Z, AC, C, SC, CZ} \end{array}$

Rev. 1.80 152 November 14, 2023



SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{aligned} & \text{Operation} & & [m] \leftarrow ACC - [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC, CZ} \end{aligned}$

SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C, SC, CZ

SWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$

Affected flag(s) None

SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written back to the specified

Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds

with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

SZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m]=0

Affected flag(s) None

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

Rev. 1.80 153 November 14, 2023



TABRD [m] Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBLP and

TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

TABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None

ITABRD [m] Increment table pointer low byte first and read table (specific page) to TBLH and Data

Memory

Description Increment table pointer low byte, TBLP, first and then the program code (specific page)

addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

ITABRDL [m] Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" x$

Affected flag(s) Z

Rev. 1.80 154 November 14, 2023



Extended Instruction Definition

The extended instructions are used to directly access the data stored in any data memory sections.

LADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

LADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

 $\begin{aligned} & \text{Operation} & & & [m] \leftarrow ACC + [m] + C \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$

LADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

LADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

LAND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "AND" [m]$

Affected flag(s) Z

LANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s) Z

LCLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

LCLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i \leftarrow 0 Affected flag(s) None



LCPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow [m]$

Affected flag(s) Z

LCPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m]$

Affected flag(s) Z

LDAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H$ or

 $[m] \leftarrow ACC + 06H \text{ or }$ $[m] \leftarrow ACC + 60H \text{ or }$ $[m] \leftarrow ACC + 66H$

Affected flag(s)

LDEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

LDECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

LINC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

LINCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z

Rev. 1.80 156 November 14, 2023



LMOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation $ACC \leftarrow [m]$ Affected flag(s) None

LMOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation $[m] \leftarrow ACC$ Affected flag(s) None

LOR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" [m]$

Affected flag(s) Z

LORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$

Affected flag(s) Z

LRL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow [m].7$

Affected flag(s) None

LRLA [m] Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i=0 \sim 6)

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None

LRLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow C$

 $C \leftarrow [m].7$

Affected flag(s) C

LRLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; (i=0 \sim 6)

 $ACC.0 \leftarrow C$

 $C \leftarrow [m].7$

Affected flag(s) C



LRR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation [m].i \leftarrow [m].(i+1); (i=0 \sim 6)

 $[m].7 \leftarrow [m].0$

Affected flag(s) None

LRRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

LRRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

 $[m].7 \leftarrow C$

 $C \leftarrow [m].0$

Affected flag(s)

LRRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow C$

 $C \leftarrow [m].0$

Affected flag(s)

LSBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

LSBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

Rev. 1.80 158 November 14, 2023



LSDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m]=0

Affected flag(s) None

LSDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0, the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC=0

Affected flag(s) None

LSET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation $[m] \leftarrow FFH$ Affected flag(s) None

LSET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation $[m].i \leftarrow 1$ Affected flag(s) None

LSIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m]=0

Affected flag(s) None

LSIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is

not 0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC=0

Affected flag(s) None

LSNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a three

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if $[m].i \neq 0$

Affected flag(s) None



LSNZ [m] Skip if Data Memory is not 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the content of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is 0 the program proceeds with the following

instruction.

Operation Skip if $[m] \neq 0$

Affected flag(s) None

LSUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

LSUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{array}{ll} \text{Operation} & [m] \leftarrow \text{ACC} - [m] \\ \text{Affected flag(s)} & \text{OV, Z, AC, C, SC, CZ} \\ \end{array}$

LSWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4

Affected flag(s) None

LSWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

LSZ [m] Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the program proceeds with the

following instruction.

Operation Skip if [m]=0

Affected flag(s) None

LSZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m]=0

Affected flag(s) None

Rev. 1.80 160 November 14, 2023



LSZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a three cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

LTABRD [m] Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer (TBHP and

TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None

LTABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None

LITABRD [m] Increment table pointer low byte first and read table (specific page) to TBLH and Data

Memory

Description Increment table pointer low byte, TBLP, first and then the program code (specific page)

addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

LITABRDL [m] Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None

LXOR A.[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

LXORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

Rev. 1.80 161 November 14, 2023



Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.


- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information

Rev. 1.80 162 November 14, 2023



16-pin NSOP (150mil) Outline Dimensions







| Symbol | Dimensions in inch | | | |
|--------|--------------------|------|-------|--|
| Symbol | Min. | Nom. | Max. | |
| A | 0.236 BSC | | | |
| В | 0.154 BSC | | | |
| С | 0.012 | _ | 0.020 | |
| C' | 0.390 BSC | | | |
| D | _ | _ | 0.069 | |
| E | 0.050 BSC | | | |
| F | 0.004 | _ | 0.010 | |
| G | 0.016 | _ | 0.050 | |
| Н | 0.004 | _ | 0.010 | |
| α | 0° | _ | 8° | |

| Symbol | Dimensions in mm | | | | |
|--------|------------------|-----------|------|--|--|
| Symbol | Min. | Nom. | Max. | | |
| А | | 6.000 BSC | | | |
| В | 3.900 BSC | | | | |
| С | 0.31 | _ | 0.51 | | |
| C' | 9.900 BSC | | | | |
| D | _ | _ | 1.75 | | |
| E | 1.270 BSC | | | | |
| F | 0.10 | _ | 0.25 | | |
| G | 0.40 | _ | 1.27 | | |
| Н | 0.10 | _ | 0.25 | | |
| α | 0° | _ | 8° | | |

Rev. 1.80 163 November 14, 2023



Copyright© 2023 by HOLTEK SEMICONDUCTOR INC. All Rights Reserved.

The information provided in this document has been produced with reasonable care and attention before publication, however, HOLTEK does not guarantee that the information is completely accurate. The information contained in this publication is provided for reference only and may be superseded by updates. HOLTEK disclaims any expressed, implied or statutory warranties, including but not limited to suitability for commercialization, satisfactory quality, specifications, characteristics, functions, fitness for a particular purpose, and non-infringement of any thirdparty's rights. HOLTEK disclaims all liability arising from the information and its application. In addition, HOLTEK does not recommend the use of HOLTEK's products where there is a risk of personal hazard due to malfunction or other reasons. HOLTEK hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or safety critical components. Any use of HOLTEK's products in life-saving/sustaining or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold HOLTEK harmless from any damages, claims, suits, or expenses resulting from such use. The information provided in this document, including but not limited to the content, data, examples, materials, graphs, and trademarks, is the intellectual property of HOLTEK (and its licensors, where applicable) and is protected by copyright law and other intellectual property laws. No license, express or implied, to any intellectual property right, is granted by HOLTEK herein. HOLTEK reserves the right to revise the information described in the document at any time without prior notice. For the latest information, please contact us.

Rev. 1.80 164 November 14, 2023