

Buck LED Driver

2 ch/3 ch Current LED Driver with SPI for Automotive

BD18397RUV-M BD18398RUV-M BD18397EUV-M BD18398EUV-M

General Description

The BD18397/98xxx-M are 2 ch/3 ch synchronous buck DC/DC LED drivers with using on-time topology supporting near fixed switching frequency and fast switching duty regulation and with using average LED current feed buck topology for more accreted LED current regulation system over wide input, LED output range.

The BD18397/98xxx-M can support individual 10-bit analog dimming and 10-bit PWM dimming for LED current by programing the 10-bit register via SPI.

The BD18397/98xxx-M will support LIMP-HOME mode, if SPI communication has an error. In the LIMP-HOME mode, individual LED current can be set by the external pins and can keep LED current sourcing during applying input power without SPI communication.

Features

- AEC-Q100 Qualified^(Note 1)
- ISO 26262 Process Compliant to Support ASIL-B
- On-time Topology for Near Fixed Frequency Switching
- Average LED Current Regulation
- Protection Diodes Less for Current Sense Pins
- Cycle-by-cycle Switch Over Current Protection
- Thermal Shutdown (TSD)
- Thermal Sensor Reading
- Serial Peripheral Interface (SPI)
- LIMP-HOME Mode (Note 1) Grade1.

Typical Application Circuit

Key Specifications

Continuous Input Voltage Range

	VIN:	5 V 1	to 45 V			
	PIN:	5 V 1	to 65 V			
	5VEXT:	4.5 V t	o 5.5 V			
LED Output Voltage Ra	nge:	2.5 V 1	to 60 V			
Maximum Output LED	Current/Ch	nannel:	2.0 A			
LED Average Current A	ccuracy:		±3 %			
10-bit Analog Dimming	Range:	5 % to	100 %			
Programmable Switching Frequency Range:						
	200	kHz to 2.2	25 MHz			
Lun attain Tanan anatuma E		10 00 1- 1	450 00			

■ Junction Temperature Range: -40 °C to +150 °C

Applications

- Automotive Exterior Lamps
 - Rear, Turn, DRL/Position, Fog, High/Low Beam etc.

Packages

HTSSOP-C48R HTSSOP-C48 **W (Typ) x D (Typ) x H (Max)** 12.5 mm x 8.1 mm x 1.0 mm 12.5 mm x 8.1 mm x 1.0 mm









Figure 1. Typical Application Circuit

OProduct structure : Silicon integrated circuit OThis product has no designed protection against radioactive rays.

Pin Configurations









Pin Descriptions

HTSSOP-	HTSSOP-			Function	Unused Pin Setting	
C48R	C48	BD18397xxx-M	BD18398xxx-M	T unction	Ondsed i in Setting	
27, 34, 46	27, 39, 46	PGND	PGND	Power ground (channel common).	Not unused	
25, 36, 48	25, 37, 48	PIN	PIN	Supply input voltage for power stage (channel common).	Not unused	
18	7	SNSN1	SNSN1			
21	4	N.C.	SNSN3	LED current sense input - (channel x).	Open	
24	1	SNSN2	SNSN2			
17	8	SNSP1	SNSP1			
20	5	N.C.	SNSP3	LED current sense input + (channel x).	Open	
23	2	SNSP2	SNSP2			
42	31	BOOT1	BOOT1	Connecting series resister and		
40	33	N.C.	BOOT3	boot strap capacitor for high side	Open	
31	42	BOOT2	BOOT2	gate drive (channel x).		
43, 44	29, 30	SW1	SW1	Switched output connecting the		
38, 39	34, 35	N.C.	SW3	inductor (channel x). Connecting schottky barrier diode	Open	
29, 30	43, 44	SW2	SW2	to the SW3 pin.		
9	16	ISET/PWM1	ISET/PWM1	LED current setting in the LIMP-	Dulla dalam hu	
10	15	N.C.	ISET/PWM3	HOME mode / PWM dimming	Pulled down by external resister	
11	14	ISET/PWM2	ISET/PWM2	(channel x).		
6	19	COMP1	COMP1			
7	18	N.C.	COMP3	Connecting compensation capacitor (channel x).	Open	
8	17	COMP2	COMP2			
12	13	VIN	VIN	Supply input voltage for signal block.	Not unused	
13	12	TON	TON	Regulator on-time setting resister pin. Connect a resistor between the TON pin and GND to set the switching frequency.	Not unused	
14	11	5VREG	5VREG	Internal 5 V regulator output connecting 4.7 µF capacitor.	Not unused	
1, 15	10, 24	GND	GND	Signal ground.	Not unused	
33	40	5VEXT	5VEXT	5 V input power supply for the internal gate drive's connecting 4.7 µF capacitor.	Not unused	
5	20	SI	SI	Serial data input for SPI.	Open for STNAD-ALONE	
4	21	SCK	SCK	Serial clock input for SPI.	Open for STNAD-ALONE	
3	22	CSB	CSB	Chip select input for SPI.	GND for STNAD-ALONE	
2	23	SO/FAULT_B	SO/FAULT_B	Serial data open drain output for SPI. In LIMP-HOME mode, fault condition output (open drain output and low level active) Connecting pulled-up resister.	Open	
TOP-EXP- PAD (GND)	BOTTOM- EXP-PAD (GND)	-		Exposed pad for thermal cooling and internal connected to GND. ^(Note 1)	-	
-	-	N.	C.	Non wire connecting.	Open	

(x = 1, 2, 3) (Note 1) Exposed PAD is signal ground (connecting to the GND pin internally). The exposed pad should not be connecting to Power-supply or any signal nodes.

Block Diagram




Figure 4. Block Diagram

Parameter	Symbol	Rating	Unit
VIN Supply Voltage	V _{IN}	-0.3 to +50	V
PIN Supply Voltage	V _{PIN}	-0.3 to +70	V
5VEXT Supply Voltage	V _{5VEXT}	-0.3 to +7	V
BOOTx to SWx Voltage	VBTSWx	-0.3 to +7	V
SWx to PGND Voltage	Vswx_pgnd	-0.3 to V _{PIN}	V
SNSPx, SNSNx Voltage	VSNSPX, VSNSNX,	-0.3 to V _{PIN}	V
SNSPx to SNSNx Voltage	V _{SNSx}	-0.8 to +0.8	V
ISET/PWMx Input Voltage	VISET/PWMx	-0.3 to +7	V
TON Input Voltage	V _{TON}	-0.3 to V _{IN}	V
5VREG Output Voltage	V _{5VREG}	-0.3 to +7	V
VIN to 5VREG Voltage	Vvin_5vreg	-0.3 to +50	V
SI, SCK, CSB Input Voltage	VSI, VSCK, VCSB	-0.3 to +7	V
SO/FAULT_B Output Voltage	Vso/fault_b	-0.3 to +7	V
Maximum Junction Temperature	Tjmax	150	°C
Storage Temperature Range	Tstg	-55 to +150	°C

Absolute Maximum Ratings (Ta = 25 °C)

(x = 1, 2, 3)
 Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.
 Construct the serve charge the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the provide resident to be important.

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

Thermal Resistance

Parameter		Thermal Res		
		JEDEC 2s2p ^(Note 5)	JEDEC 2s2p + Heat sink ^(Note 3)	Unit
HTSSOP-C48R				
Junction to Ambient ^(Note 1)	θ _{JA}	54	13.3	°C/W
Junction to Case-top ^(Note 2)	θјс_тор	1.12	-	°C/W
Junction to Board Characterization Parameter ^(Note 1) (Note 4)		31	7	°C/W

(Note 1) θ_{JA}, Ψ_{JB} is measured with JEDEC 2s2p mounted.
(Note 2) θ_{JC-TOP} is measured with the IC pressed against the cold plate. The result of N = 1 pc.
For more information about traditional and new thermal metrics, see the Measurement Method and Usage of Thermal Resistance RthJC application note. (Note 3) Heat sink: 57 mm x 50 mm x 30 mmt, Number of FINs is 6, FIN width 1 mm, Thermal interface material thickness is 1 mm and Thermal conductivity 3.2

W/mK. (Note 4) The thermal characterization parameter to report the difference between junction temperature and the temperature at the board located within 1 mm

from the IC.

(Note 5) Using a PCB board based on JESD51-5, 7.

Demonster	Current of	Thermal Res	1.1	
Parameter	Symbol	1s ^(Note 8)	2s2p ^(Note 9)	Unit
HTSSOP-C48			•	
Junction to Ambient ^(Note 6)	θ _{JA}	62	22	°C/W
Junction to Top Characterization Parameter ^(Note 6) (Note 7)	Ψ_{JT}	3	2	°C/W

(Note 6) Based on JESD51-2A(Still-Air). (Note 7) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 8) Using a PCB board based on JESD51-3.

(Note 9) Using a PCB board based or	n JESD51-5, 7.	
Layer Number of Measurement Board	Material	Board Size
Single	FR-4	114.3 mm x 76.2 mm x 1.57 mmt
Тор		
Copper Pattern	Thickness	
Footprints and Traces	70 µm	
Layer Number of		
Measurement Board	Material	Board Size

	Material	Board Size				
Measurement Board	Wateria	Board Size		Pitch	Diameter	
4 Layers	FR-4	114.3 mm x 76.2 mm	x 1.6 mmt	1.20 mm	Ф0.30 mm	
Тор		2 Internal Laye	ers	Bottom		
Copper Pattern	Thickness	Copper Pattern Thickness		Copper Pattern	Thickness	
Footprints and Traces	70 µm	74.2 mm x 74.2 mm 35 µm		74.2 mm x 74.2 m	m 70 µm	

(Note 10) This thermal via connects with the copper pattern of all layers.

Thermal Via(Note 10)

Parameter		Symbol	Min	Тур	Max	Unit
VIN Continuous Supply Voltage	Vin	5	13	45	V	
PIN Continuous Supply Voltage	Note 1)	V _{PIN}	5	-	65	V
5VEXT Continuous Supply Volta	ige ^(Note 1)	V _{5VEXT}	4.5	5.0	5.5	V
SNSNx LED Output Voltage	-	Voutx	2.5		60	V
Bootstrap Voltage between the I SWx Pin		VBTSWX	3.5	-	-	V
Continuous Average LED Current for channel 1, channel 2		I _{LED1} , I _{LED2}	-	-	1.6	А
Continuous Average LED Curren for channel 3 with the SBD ^(Note2)	nt	I _{LED3_SBD}	-	-	1.6	А
	f _{РWM} = 200 Hz		-	-	0.8	А
Continuous Average LED	f _{РWM} = 400 Hz		-	-	1.1	А
Current for channel 3 without the SBD (Note3)	f _{РWM} = 800 Hz	LED3_NO_SBD	-	-	1.4	А
	f _{PWM} = 1200 Hz (external PWM only)		-	-	1.6	А
PWM Dimming Frequency for al Channel 3 is disable	fpwm_ch3off	200	-	-	Hz	
PWM Dimming Frequency for al Channel 3 is enabled with the S	l channel BD ^(Note2)	fpwm_sbd	200	-	-	Hz
	$I_{LED3_NO_SBD} = 0.8 A$		200	-	-	Hz
PWM Dimming Frequency for all channel without the	ILED3_NO_SBD = 1.1 A	4	400	-	-	Hz
SBD ^(Note3)	ILED3_NO_SBD = 1.4 A	- fpwm_no_sbd	800	-	-	Hz
	$I_{LED3_NO_SBD} = 1.6 A$		1200	-	-	Hz
	BD18397RUV-M		-	-	3.2	А
Continuous Total Average LED	BD18398RUV-M	-	-	-	4.8	А
Current ^(Note 4)	BD18397EUV-M	- ILED_TOTAL	-	-	2.7	А
	BD18398EUV-M	_	-	-	2.7	А
Setting Switching Frequency		f _{SWx}	200	-	2250	kHz
PWM Dimming on Pulse Width ^{(/}	loet5)	TPWMONx	50	-	_	μs
PWM Dimming off Pulse Width ^{(/}		T _{PWMOFFx}	50	-	-	μs
Operating Temperature		Topr	-40	-	+125	°C

Recommended Operating Conditions

(Note 1) ASO should not be exceeded.

(Note 2) For the BD18398xxx-M only, Schottky Barrier Diodes should be needed between the SW3 Pin and the PGND Pin can support higher current setting for the channel 3 and using lower PWM frequency, the forward drop voltage of required SBD is less than 0.81 V at the forward current 2 A.

(Note 3) For the BD18398xxx-M only, without Schottky Barrier Diodes between the SW3 Pin and the PGND Pin, minimum PWM frequency for all channel and maximum current setting for channel 3 should be limited.

(Note 4) Set LED current for each channel less than total LED current: ILED_TOTAL for the BD18397xxx-M = ILED1 + ILED2, ILED_TOTAL for the BD18398xxx-M = ILED1 + ILED2 + ILED3.

(Note 5) Set PWM dimming on pulse width higher than TPWMONX for stable average LED current regulation and detecting LED open.

(Note 6) Set PWM dimming off pulse width higher than T_{PWMOFFx} for stable average LED current regulation. T_{PWMOFFx} should be set higher than following condition: T_{PWMOFFx} > I_{LEDx} / (V_{OUTx} / L).

Parameter	Symbol	Min	Тур	Max	Unit
Coupling Capacitor Connecting to the VIN Pin ^(Note 1)	CVIN	0.2	1	-	μF
Coupling Capacitor Connecting to the PIN Pin ^(Note 1)	CPINX	1.0	4.7	-	μF
Coupling Capacitor Connecting to the 5VEXT Pin ^(Note 1)	C _{5VEXT}	2.0	4.7	-	μF
Compensation Capacitor Connecting to the 5VREG Pin ^(Note 1)	C ₅ VREG	2.0	4.7	-	μF
Switching Compensation Capacitor Connecting to the COMPx Pin ^(Note 1)	Ссомрх	0.01	0.10	-	μF
Switching Compensation Series Resistor for CC Mode Connecting to the COMPx Pin	RCOMPx_CC	-	0	1	kΩ
Switching Compensation Series Resistor for CV Mode Connecting to the COMPx Pin	R _{COMPx_CV}	-	-	4.7	kΩ
Coupling Capacitor Connecting to the SNSNx Pin	Coutx	0.10	0.47	-	μF
Boot Strap Capacitor Connection between the BOOTx Pin and the SWx Pin ^(Note 1)	C _{BTx}	1.0	2.2	4.7	μF
Series Resistor Connecting to the BOOTx Pin ^(Note 2)	R _{BTx}	0.0	4.7	22.0	Ω
Total Coupling Output Capacitor for CV Mode	Coutx_cv	10	-	-	μF
Resistor Connecting to the TON Pin	R _{TON}	9.1	-	100	kΩ
Pulled-up Resistor Connecting to the SO/FAULT_B Pin	Rso	1	-	-	kΩ
Current Sense Resister	R _{SNSx}	91	-	-	mΩ
Resistor Connecting to the SNSPx Pin, the SNSNx Pin	RISPX, RISNX	0.82	1.00	1.50	kΩ
Pulled-down Resistor Connecting to Output ^(Note 3)	Routx	-	-	100	kΩ

Recommended Setting Parts Range

(Note 1) Set the capacitor taking temperature characteristics, DC bias characteristics, etc. into consideration.

(Note 2) Set the series resister to improve electromagnetic interference performance.

(Note 3) Set the resister to discharge output capacitor during corresponding channel disable.

Electrical Characteristics

(Unless otherwise specified V_{IN} = 13 V, V_{PIN} = 60 V, V_{5VEXT} = 5 V, Tj = -40 °C to +150 °C)

Parameter		Symbol	Limit		- Unit	Conditions	
		Symbol	Min	Тур	Max	Unit	Conditions
[Total]							
VIN Sleep Circuit (Current	IINSLP	-	0.65	1.20	mA	
VIN STANDBY	BD18397xxx-M	- I _{INSTB}	-	1.8	3.3	mA	
Circuit Current	BD18398xxx-M	IINSTB	-	2.0	3.6	mA	
PIN STANDBY Cire	cuit Current	IPINSTB	-	43	80	μA	No-Switching
5VEXT STANDBY	Circuit Current	I _{5VEXTSTB}	-	65	130	μA	No-Switching
5VEXT Switching	BD18397xxx-M		-	4.2	-	mA	All Channels Switching
Circuit Current	BD18398xxx-M	15VEXTSW	-	6.3	-	mA	f _{swx} = 400 kHz
		VINUVD	3.80	4.10	4.30	V	Falling Detect Threshold
VIN UVLO Thresho	VIN UVLO Threshold		4.15	4.50	4.73	V	Rising Release Threshold
		VINUVHYS	-	0.40	-	V	Hysteresis
			3.80	4.10	4.30	V	Falling Detect Threshold
PIN UVLO Thresho	bld	V _{PINUVR}	4.15	4.50	4.73	V	Rising Release Threshold
		VPINUVHYS	-	0.40	-	V	Hysteresis
		V _{5VUVD}	3.80	4.10	4.30	V	Falling Detect Threshold
5VREG, 5VEXT UVLO Threshold		V _{5VUVR}	3.90	4.20	4.40	V	Rising Release Threshold
OVEO Micsilola		V _{5VUVHYS}	-	0.10	-	V	Hysteresis
		V ₅ VRPORD	2.50	2.70	2.90	V	Falling Detect Threshold
5VREG POR Three	shold	V ₅ VRPORR	2.70	2.90	3.10	V	Rising Release Threshold
		V _{5VRPORHYS}	-	0.20	-	V	Hysteresis
[Reference Voltag	le]	U					
5VREG Reference	Voltage	V _{5VR}	4.85	5.00	5.15	V	C_{5VREG} = 4.7 µF I _{5VREG} = 0 mA to 25 mA
5VREG Drop Volta	ge	V _{5VRDP}	-	0.15	0.35	V	V _{IN} = 4.75 V I _{5VREG} = 25 mA
5VREG Output Cu	rrent Limit	I5VRLM	100	-	-	mA	

		Limit				
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
[DCDC Convertor Switching]				I		
SWx ON Resistor High Side	Rswxonh	-	360	470	mΩ	I _{swx} = -10 mA, Tj = -40 °C to +25 °C
		-	-	720	mΩ	I _{SWx} = -10 mA, Tj = 150 °C
SWx ON Resistor Low Side	RSWXONL	-	260	340	mΩ	I _{swx} = 10 mA, Tj = -40 °C to +25 °C
		-	-	550	mΩ	I _{SWx} = 10 mA, Tj = 150 °C
SWx Over Current Protection Threshold	ISWXOCP	3.0	3.6	4.2	A	
SWx Over Current Protection Blanking Time	tswxocpblk	-	80	-	ns	
SWx Over Current Protection Hiccup Time	tніссирх	-	128	-	μs	
SWx Over Current Protection Flag Set Delay Time	t _{OCPx}	0.7	1.0	1.3	ms	
SWx Over Current Protection Flag Release Delay Time	t _{OCPxR}	0.7	1.0	1.3	ms	
SWx Minimum On Time	t _{SWXONMIN}	-	90	145	ns	V _{SNSNx} = 0 V
SWx Minimum Off Time	tswxoffmin	-	100	150	ns	V _{SNSPx} - V _{SNSNx} = 0 V
[On Time]	1		1	п	T	T
	t _{ONx1}	1.120	1.250	1.380	μs	V_{SNSPx} = 30 V, R_{TON} = 51 k Ω TONx[5:0] = 7 (default)
	t _{ONx2}	0.219	0.243	0.267	μs	$V_{SNSPx} = 30 V, R_{TON} = 51 k\Omega$ TONx[5:0] = 43
	t _{ONx3}	0.214	0.237	0.260	μs	V_{SNSPx} = 30 V, R_{TON} = 9.1 k Ω TONx[5:0] = 7 (default)
On Time Setting	fssfm	-	1044	-	Hz	SSCG[2:0] = 7
		-	536	-	Hz	SSCG[2:0] = 5
		-	283	-	Hz	SSCG[2:0] = 3
		-	155		Hz	SSCG[2:0] = 1
		Not applicable		-	SSCG[2:0] = 0 (default)	
On Time Spread Spectrum Width	tonssfmw	-	±6	-	%	
[GM Error Amplifier]						
		-	1360	-		GMx[1:0] = 0 (default)
Trans Conductance	gm	-	870	-	μS	GMx[1:0] = 1
	giii	-	530	-	μΟ	GMx[1:0] = 2
		-	300	-		GMx[1:0] = 3
		-	240	-		GMx[1:0] = 0 (default)
COMP Source Current	ICOMPSO	-	120	-	μA	GMx[1:0] = 1
	ICOIVIPSU	-	60	-	μA	GMx[1:0] = 2
		-	30	-		GMx[1:0] = 3
		-	240	-		GMx[1:0] = 0 (default)
COMP Sink Current	COMPSI	-	120	-	μA	GMx[1:0] = 1
	ICOMPSI	-	60	-	μA	GMx[1:0] = 2
		-	30	-		GMx[1:0] = 3

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
[Current Sense Amplifier]						
	VSNSxAVE 100%H	184.7	191.5	198.2	mV	V_{SNSNx} = 4 V, R_{ISNx} = 1 k Ω ISETx[9:0] = 1023
SNSPx to SNSNx Total Average Current Sense	VSNSxAVE 87%H	160.6	166.6	172.6	mV	V_{SNSNx} = 4 V, R_{ISNx} = 1 k Ω ISETx[9:0] = 901 (default)
Threshold Voltage Including SNSPx and SNSNx	VSNSxAVE 50%H	90.7	95.6	100.5	mV	V_{SNSNx} = 4 V, R_{ISNx} = 1 k Ω ISETx[9:0] = 552
Differential Input Current Voltage Drop Over R _{ISNx} = 1 kΩ	VSNSxAVE 10%H	15.1	19.1	23.1	mV	$V_{SNSNx} = 4 V$, $R_{ISNx} = 1 k\Omega$ ISETx[9:0] = 176
	V _{SNSxAVE} 87%L	153.3	166.6	179.9	mV	V _{SNSNx} = 0 V, Low-side-sense ISETx[9:0] = 901 (default)
Current Sense Threshold Resolution	$\Delta V_{SNSxLSB}$	-	0.203	-	mV	
Current Sense Threshold Differential Non-Linearity	$\Delta V_{SNS \times DNL}$	-	±2	-	LSB	
Input Differential Sense Voltage Dynamic Range	VSNSxD	-200	-	+200	mV	V _{SNSx} Voltage
Input Differential Sense Voltage Output Gain	G _{SNS}	-	4	-	V/V	V _{SNSx} Input to Output for GM Error Amplifier Gain
SNSPx Input Current	I _{SNSPx}	38.0	54.5	85.0	μA	V_{SNSx} = 191.5 mV V_{SNSNx} = 4 V
SNSNx Input Current	Isnsnx	38.0	54.5	85.0	μA	V_{SNSx} = 191.5 mV V_{SNSNx} = 4 V
SNSPx and SNSNx Differential	IDIF_SNSx _100%H	-1.5	0	+1.5	μA	V_{SNSx} = 191.5 mV V_{SNSNx} = 4 V
Input Current	I _{DIF_SNSx} _10%H	-1.0	0	+1.0	μA	V _{SNSx} = 19.1 mV V _{SNSNx} = 4 V
LED Short to Ground Detect Status Set Threshold	V _{LSDx}	1.80	1.95	2.10	V	V _{SNSNx} Falling
LED Short to Ground Flag Set Delay Time	t _{SNSxLVD}	7	10	13	ms	
LED Short to Ground Flag Release Delay Time	t snsxlvdr	0.7	1	1.3	ms	
LED Over Current Protection Threshold	$\Delta V_{SNSxLOCP}$	320	390	500	mV	V_{SNSx} Rising ISETx[9:0] = 82 Rising or VMODEx = 1
Negative LED Over Current Protection Threshold	$\Delta V_{SNSxNLOCP}$	-500	-390	-320	mV	V _{SNSx} falling ISETx[9:0] = 82 Rising, or VMODEx = 1
LED Over Current Protection Blanking Time	t snsxlocblk	-	120	-	ns	
Negative LED Over Current Protection Blanking Time	tsnsxnlocblk	-	80	-	ns	
LED Status Good COMP Over Threshold	VCOMPxSG	-	2.55	-	V	
LED Status Good Flag Set Delay Time	t _{SNSxSG}	7	10	13	ms	
LED Status Good Flag Release Delay Time	tsnsxsgr	0.7	1	1.3	ms	

Parameter	Symbol	Limit			Unit	Conditions		
	Symbol	Min	Тур	Max	Unit	Conditions		
[Voltage Sense]								
SNSNx Voltage Sense Resistor K _{SNSNx}		-	0.037	-	-			
	Vsnsnx_1	46.5	50.0	53.5	V	ISETx[9:0] = 758		
	V _{SNSNx_2}	23.5	25.0	26.5	V	ISETx[9:0] = 379		
SNSNx Voltage Sense Threshold	Vsnsnx_3	14.1	15.0	15.9	V	ISETx[9:0] = 227		
Voltage Gense Threshold	V _{SNSNx_4}	6.60	7.00	7.40	V	ISETx[9:0] = 106		
	Vsnsnx_5	4.75	5.00	5.25	V	ISETx[9:0] = 76		
SNSNx Voltage Sense Threshold Resolution	$\Delta V_{SNSNxLSB}$	-	0.066	-	V			

		Limit					
Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
[A/D Convertor]			אני	Max			
A/D Resolution	RESADC	_	10	_	bit		
A/D Conversion Time		_	11.2	_	μs		
A/D Full Scale Reference Voltage	VFSRADC	2.43	2.50	2.57	V		
Integral Nonlinearity	INL	_	±2	-	LSB		
Differential Nonlinearity	DNL	-	±2	-	LSB		
	V _{FSR1}	-	48	-	V	VIN	
	V _{FSR2}	-	70	-	V	VPIN	
ADC Monitoring Nodes	V _{FSR3}	-	67.5	-	V	Vsnsnx	
Full Scale Range	V _{FSR4}	-	5.5	-	V	V _{5VEXT}	
	V _{FSR5}	-	VFSRADC	-	V	VISET/PWMx	
ADC Monitoring Nodes Read Values Total Accuracy	ΔADC	-6	-	+6	%		
Thermal Sensor Voltage ADC	ADC _{TEMP25}	394	418	442	-	Tj = 25 °C	
Read Value	ADCTEMP150	577	602	627	-	Tj = 150 °C	
[PWM Dimming]						,	
ISET/PWMx Input for DC/DC Switching On Threshold 1	V _{PWMxH1}	0.42	0.46	0.50	V	Rising In the LEDACTIVE	
ISET/PWMx Input for DC/DC Switching Off Threshold 1	VPWMxL1	0.40	0.44	0.48	V	Falling In the LEDACTIVE	
ISET/PWMx Input for DC/DC Switching On Threshold 2	V _{PWMxH2}	0.15	0.17	0.19	V	Rising In the LIMP-HOME or STAND-ALONE	
ISET/PWMx Input for DC/DC Switching Off Threshold 2	V _{PWMxL2}	0.13	0.15	0.17	V	Falling In the LIMP-HOME or STAND-ALONE	
ISET/PWMx to DC/DC Switching On Transition Delay	tрwмхн	-	0.1	1.0	μs		
ISET/PWMx to DC/DC Switching Off Transition Delay	t _{PWMxL}	-	0.2	1.0	μs		
		-	203	-	Hz	PWMDIV[2:0] = 1 (default)	
Internal DIA/NA Erserverse	f	-	407	-	Hz	PWMDIV[2:0] = 4	
Internal PWM Frequency	fрwм	-	610	-	Hz	PWMDIV[2:0] = 6	
		-	814	-	Hz	PWMDIV[2:0] = 7	
[LOGIC I/O SCK, CSB, SI, SO/F	AULT_B]		·			·	
Internal Oscillator Frequency	fosc	2.0	2.5	3.0	MHz		
Input Voltage High	V _{IHxx}	2.2	-	-	V	SCK, CSB, SI pins	
Input Voltage Low	VILxx	-	-	0.6	V		
Input Pull-down Resister	R _{INxx_PD}	250	500	1000	kΩ	SCK, SI pins	
CSB Pull-up Current	ICSBOL	-	10	-	μA	V _{CSB} = 0 V	
SO/FAULT_B Output Low Voltage	Vso/fault_ b_ol	-	-	0.6	V	Iso/fault_b_o = 10 mA	
SO/FAULT_B Output Leakage Current	ISO/FAULT_ B_LEAK	-	-	1	μA	Vso/fault_b = 5 V	

Description of Blocks

1 Buck Converter LED Current Regulation

The BD18397/98xxx-M is synchronous buck converter with nearly fixed switching frequency and provides stable LED current over wide input and output voltage dynamic range. The BD18397/98xxx-M is using average inductor current regulation by control inductor valley current in average inductor current sensing feedback loop. In buck convertor topology, Inductor current is same with LED current, so that this inductor valley current control can be used for accurate LED current regulation loop. The BD18397/98xxx-M are using constant on time topology supporting nearly fixed switching frequency over input and output voltage change. The internal on-time generator supporting nearly fixed switching frequency makes timing for the buck converter SW output tuned off ("RST") based on desired switching on-duty calculated by the real time sensing V_{PIN} and V_{SNSPx} voltage.

The internal valley current detector makes timing for the buck converter SW output turned on ("SET") compared with inductor valley current and integrated error output signal V_{COMPx} of the GM amplifier inputs between LED current regulation reference voltage V_{DCDIMx} and LED current sensing differential voltage V_{SNSx} between the SNSPx pin and the SNSNx pin.




Figure 5. Buck Converter LED Current Regulation




Figure 6. Buck Converter LED Current Regulation Waveforms

2 LED Current Setting (Current Sense)

Full-scale LED average current can be set by resistor R_{SNSx} connected between the SNSPx pin and the SNSNx pin and can be programmable by SPI register ISETx[9:0]. The internal Rail-to-Rail current sense amplifier is monitoring LED current by differential voltage (V_{SNSx}) over R_{SNS} between the SNSPx pin and SNSNx pin and generating an error output voltage compared between the V_{SNSx} and the scaled reference voltage (V_{DCDIMx} / 12). This error output will be integrated by the compensation capacitor C_{COMPx} connecting to the COMPx pin.

The Internal reference voltage V_{DCDIMx} is defined by the fixed internal offset voltage (-0.2 V) and the programable Voltage V_{ISETx_DAC} set by the ISETx[9:0]. The 10-bit DAC convertor full scale range is 2.5 V (V_{FSRADC}) same with the internal 10-bit ADC .Programmable LED average current can be calculated by as following formula.

$$I_{LEDxAVE} = \frac{V_{SNSxAVE}}{R_{SNSx}} = \frac{V_{DCDIMx}}{12 \times R_{SNSx}} = \frac{V_{ISETx_DAC} - 0.2 V}{12 \times R_{SNSx}}$$
$$= \left(\frac{ISETx[9:0]}{1024} \times V_{FSRADC} - 0.2 V\right) \times \frac{1}{12 \times R_{SNSx}}$$


Where:

 $V_{SNSxAVE}$ is the average current sense regulation voltage.

 $V_{DCDIM\chi}$ is the internal reference voltage before scaling (1 / 12) for the Rail-to-Rail current sense amplifier.

 V_{ISETx_DAC} is the 10-bit DAC outputs set by the ISETx[9:0] to define the V_{DCDIMx} .

 V_{FSRADC} is the reference voltage of the 10-bit DAC outputs for the V_{ISETx_DAC} .





3 DCDC Switching Frequency

The buck converter switching on-duty (DONx) and frequency (fswx) is defined as following.

$$D_{ONx} = \frac{V_{SNSPx}}{V_{PIN}}, \qquad T_{ONx} = \frac{D_{ONx}}{f_{SWx}} \to f_{SWx} = \frac{D_{ONx}}{T_{ONx}} = \frac{1}{T_{ONx}} \times \frac{V_{SNSPx}}{V_{PIN}}$$

The buck converter switching frequency (f_{SWx}) can be nearly fixed by the adapting constant on time, this on-time T_{ONx} will be proportional to switching on-duty D_{ONx} by monitoring the buck converter input voltage as the V_{PIN} and output voltage as the V_{SNSPx} as following formula.

$$f_{SWx} \coloneqq \frac{1}{T_{ONx}} \times \frac{V_{SNSPx}}{V_{PIN}} \coloneqq Constant \to T_{ONx} \propto \frac{V_{SNSPx}}{V_{PIN}}$$

The BD18397/98xxx-M has the individual on-time circuit in channels generating adapting constant on time T_{ONx} set by the SPI. The On time itself will be changed over switching on-duty changed for fixed switching frequency so that the buck converter switching frequency is set by the SPI register TONx[5:0] and the external resistor (R_{TON}).

$$T_{ONx} \coloneqq \frac{k}{TONx[5:0] + 1} \times R_{TON} \times \frac{V_{SNSPx}}{V_{PIN}} \times 10^{-6} + 20 \times 10^{-9}, (k = 0.000386)$$

$$f_{SWx} \coloneqq \frac{1}{\frac{k}{TONx[5:0] + 1} \times R_{TON} \times \frac{V_{SNSPx}}{V_{PIN}} \times 10^{-6} + 20 \times 10^{-9}} \times \frac{V_{SNSPx}}{V_{PIN}}$$

*More than 2.25 MHz setting cannot be used.




Figure 9. DCDC Switching Frequency vs TON_X[5:0] (D_{ONx} = 0.5, R_{TON} = 51 k Ω)

3 DCDC Switching Frequency - continued




Figure 10. Switching Frequency vs R_{TON} (D_{ONx} = 0.5, TONx[5:0] = 7)

The BD18397/98xxx-M has built-in spread spectrum function and the modulation switching frequency is \pm 6% (Typ) around the setting frequency f_{SWx}. The spread spectrum modulation frequency can be programmable by the register SSCG[2:0]. When SSCG[2:0] is set to 0, spread spectrum modulation is not applicable. When enable the SSCG function, all channels of ON time generator use same modulation frequency (f_{SSFM}) to make spread on time based on monitoring on-duty.

SSCG[2:0]	fssfm[Hz]
0x0	SSCG Not applicable
0x1	155
0x2	185
0x3	283
0x4	361
0x5	536
0x6	763
0x7	1044





Figure 11. Spread Spectrum

4 Internal PMW Dimming Setting (In the LEDACTIVE Mode)

The BD18397/98xxx-M has an internal 10-bit PWM dimming generator to make timing for individual buck converter switching on/off. The internal PWM dimming (INTPWMx) ON duty cycle (DPWMx) set by SPI register the DPWMx[9:0]. PWM dimming frequency fPWM can be set by SPI register the PWMDIV[2:0] and this PWM dimming frequency setting is commonly used in all buck channels for synchronous PMW dimming within the device itself.

$D_{PWMx} = \frac{DPWMx[9:0] + 1}{1024}, T_{PWMx}$				
PWMDIV[2:0]	f _{PWM} [Hz]			
0x0	153			
0x1	203			
0x2	244			
0x3	305			
0x4	407			
0x5	488			
0x6	610			
0x7	814			

Minimum PWM dimming pulse width is depends on using inductor and average current setting because of inductor current charge per one DCDC switching on cycle limited.





5 External PWM Dimming Setting (In the LEDACTIVE Mode)

PWM Dimming on Pulse Width T_{PWMONx} is controlled by internal PWM dimming generator or external PWM dimming control by the ISET/PWMx pin when the ISETDIMx bit is set in the LEDDC register. If the ISET/PWMx pin is set to high level, TPWM is equal with internal PWM on cycle (DPWM_x). If the ISET/PWMx pin is set to low level, TPWM goes low and LED current force turned off. In case of PMM dimming setting DPWMx100% (default), the ISET/PWMx pin can be used for external PWM dimming control for LED current on/off same with internal PWM dimming use case. Minimum PWM dimming pulse width is depends on using inductor and average current setting because of inductor current charge per one DCDC switching on cycle limited.


ISETDIMx	PWMONx Definition for channel x					
ISET DIIVIX	LEDACTIVE LIMP-HOME or STAND-ALONE					
0	DPWMx[9:0]	ISET/PWMx pin				
1	ISET/PWMx pin & DPWMx[9:0]					

6 Hybrid External Analog and PWM Dimming Setting (In the LIMP-HOME and STAND-ALONE Mode)

The BD18397/98xxx-M supports "External Analog Dimming mode when the IC state is into the LIMP-HOME or STAND-ALONE mode.

In the external analog dimming mode, internal reference voltage for current regulation can be defined by the ISET/PWMx pin voltage (V_{ISET/PWMx}). When the external input voltage V_{ISET/PWMx} pin voltage is less than internal reference voltage V_{ISETx_DAC}, feed-back voltage V_{SNSx} will be regulated by external pin voltage setting.

In case of using analog dimming and PWM dimming by the ISET/PWMx pin, applying PWM peak voltage defines analog dimming level I_{LEDxAVE} and PWM duty (D_{PWMx}) defines PWM dimming ON time T_{PWMONx}. The analog dimming peak voltage V_{PWMx_PK} can be set by the voltage divider (R_{ISX1} and R_{ISX2}) and PWM duty (D_{PWMx}) control by external NPN transistor by applying invert PWM signals (PWMx_B).






Figure 13. Hybrid External Analog and PWM Dimming




Figure 14. Hybrid External Analog and PWM Dimming Waveforms

7 Bootstrap Charge

The BD18397/98xxx-M is synchronous buck DC/DC LED drivers and contains high side and low side N-channel FETs. The high side gate driver can be working by proper power supply voltage input between the BOOTx pin and the SWx pin. The connecting bootstrap capacitor C_{BTx} can be charged from the 5VEXT pin supply through the internal diode during the SWx pin is pull-down. During the SWx pin switching, corresponding channel bootstrap voltage can maintain by refreshed capacitor energy. When the SWx pin is Hi-z (CHONx = 0 or corresponding channel PWM dimming off time), the bootstrap voltage cannot maintain and becomes lower voltage than recommended bootstrap voltage (V_{BTSWx} > 3.5 V). A large bootstrap capacitor is required to prevent lower bootstrap voltage operation when using lower PWM frequency. An external bleeder resistor R_{OUTx} connecting to the output is required to charge the bootstrap capacitor during the SWx pin is Hi-z (CHONx = 0) and to reduce negative inductor current energy from the output by the SWx pin pulled-down for bootstrap charged at channel turned on. In case of an adding bleeder resistor is not enough off time (CHONx = 0) for completely discharging output capacitor energy, the output capacitor can be fast discharged by the negative inductor current regulation setting (recommended ISETx[9:0] = 57) before channel turned off (CHONx = 0). When turning on the corresponding channel (CHONx = 1) to ensure that the bootstrap voltage is above the recommended operating voltage (V_{BTSWx} > 3.5 V).




Figure 15. Bootstrap Charge During PWM Dimming Waveforms

7 Bootstrap Charge - continued




Figure 16. Bootstrap Charge During Channel Off Waveforms

8 Voltage Regulation (In the LEDACTIVE Mode)

The BD18397/98xxx-M supports "Voltage regulation mode when the VMODEx bit is set in the DCDCSET4 register. In the voltage mode, the BD18397/98xxx-M regulates the SNSNx pin voltage (V_{SNSNx}) by control inductor valley current in average voltage sensing feedback loop. In the voltage mode, The BD18397/98xxx-M are using constant on time topology supporting nearly fixed switching frequency over input and output voltage change. The internal on-time generator supporting nearly fixed switching frequency makes timing for the buck converter SW output tuned off ("RST") based on desired switching on-duty calculated by the real time sensing V_{PIN} and V_{SNSNx} voltage.

The internal valley current detector makes timing for the buck converter SW output turned on ("SET") compared with inductor valley current and integrated error output signal V_{COMPx} of the GM amplifier inputs between reference voltage V_{DCDIMx} and output voltage V_{SNSNx} pin.

For soft-output-start to reduce rush charge output current, programmed soft-ramp-up reference voltage (V_{DCDIMx}) or soft-ramp-up the COMP pin voltage by more compensation capacitor (C_{COMPx}).

The voltage regulation mode setting is only activated in LEDACTIVE MODE. In case of LIMP-HOME or STAND-ALONE mode, DCDC coveter should be disabled by corresponding the ISET/PWMx pin pulled down.

$$V_{SNSNx} = \frac{V_{ISETx_DAC}}{K_{SNSNx}} = \left(\frac{ISETx[9:0]}{1024} \times V_{FSRADC}\right) \times \frac{1}{K_{SNSNx}}$$

Where:

 V_{SNSNx} is the output regulation voltage.

 K_{SNSNx} is the internal voltage divider. $K_{SNSNx} = 1 / 27$.

 V_{ISETx_DAC} is the 10-bit DAC outputs set by the ISETx[9:0] for the internal reference voltage of the GM amplifier to define the V_{SNSNx} .

 V_{FSRADC} is the reference voltage of the 10-bit DAC outputs the $V_{ISETx DAC}$.




Figure 17. Buck Converter Voltage Regulation

8 Voltage Regulation (In the LEDACTIVE Mode) - continued




Figure 18. Buck Converter Voltage Regulation Waveforms

9 Abnormal Detection/Protection Function

	Detecting (all the valu			Description in Detec	cting	
Detection/ Protection Function	Detection	Release	Buck DCDC	Register	ADC	SO/FAULT_B Output STAND- ALONE MODE
5VREG POR	V _{5∨REG} ≤ 2.7 V	V _{5∨REG} ≥ 2.9 V	All channels SWx = Hi-Z	All registers initialized.	Not Available	Hi-Z
VIN UVLO	V _{IN} ≤ 4.1 V	V _{IN} ≥ 4.5 V	5VREG off All channels SWx = Hi-Z COMPx discharged	Not updated All registers will be initialized by 5VREG POR.	Not Available	Hi-Z
5VREG 5VEXT UVLO	V _{5VREG} ≤ 4.1 V or V _{5VEXT} ≤ 4.1 V	V _{5VREG} ≥ 4.2 V or V _{5VEXT} ≥ 4.2 V	All channels SWx = Hi-Z COMPx discharged	UVLO bit is set in the Status register.	Not Available	Hi-Z
PIN UVLO	$V_{PIN} \le 4.1 V$	V _{PIN} ≥ 4.5 V	All channels SWx = Hi-Z COMPx discharged	PIN UVLO bit is set in the Status register.	Not Available	Hi-Z
SWx Over Current Protection (SWOCPx)	Iswx > 3.6 A	Iswx < 3.6 A	Corresponding channel SWx = Pull-down COMPx discharged with Hiccup time (128 µs)	Corresponding the SWOCPERRx bit is set in the status register and will be reset after 10 ms counts by SWOCPx release.	Available	Low
LED Over Current Protection (LOCPx)	V _{SNSx} > V _{SNSxAVE} + 390 mV	V _{SNSx} < V _{SNSxAVE} + 390 mV	Corresponding channel SWx = Pull-down COMPx discharged.	Corresponding the LEDOCPERRx bit is set in the status register.	Available	Low
Negative LED Over Current Protection (NLOCPx)	V _{SNSx} < V _{SNSxAVE} - 390 mV	V _{SNSx} > V _{SNSxAVE} - 390 mV	Corresponding channel SWx = Pull-up	Corresponding the LEDOCPERRx bit is set in the status register.	Available	Low
LED Open Detection (LODx)	V _{COMPx} > 2.55 V and PWMONx = H	V _{COMPx} < 2.55 V and PWMONx = H	Continue switching.	Corresponding the LODx bit is set in the status register after 10 ms counts.	Available	Low
LED Short to ground Detection (LSDx)	V _{SNSNx} < 1.95 V	V _{SNSNx} > 1.95 V	Continue switching and common mode input range (SNSPx and SNSNx) switched to low- side-sense.	Corresponding the LSDx bit is set in the status register after 10 ms counts.	Available	Hi-Z

10 5VREG, 5VEXT

The 5VREG voltage 5.0 V (Typ) is generated from the VIN pin voltage. This voltage is used as the internal power supply of the IC. 5VEXT is external power supply input for the Gate Driver. The 5VREG can be used for connecting to the 5VEXT for the power supply. 5 V external power supply can be connecting to the 5VEXT for internal gate drive power supply to reduce power loss with high frequency switching in the device. The total current supplied for the internal gate driving should not exceed I_{5VRLM} . The current supplied to the internal gate driving per channel can be calculated by the following formula.

$$I_{FET}$$
/channel = $Q_G \times f_{SWx} = 4.8 [nC] \times f_{SWx}$

Where:

 Q_G is the internal gate charge of the MOSFETs per channel (in case of applying V_{PIN} = 60 V).

 f_{SWx} is the DC/DC switching frequency.

Connect C_{5VREG} = 4.7 µF as phase compensation capacitor to the 5VREG pin. Connect C_{5VEXT} = 4.7 µF as Coupling capacitor to the 5VEXT pin. Place ceramic capacitor close to the IC to minimize trace length to the 5VREG pin and 5VEXT pin to the IC ground. The 5VREG pin will not be used for as a power supply other than this IC.

11 Power on Reset (POR)

The BD18397/98xxx-M has a POR circuit monitoring the internal power supply output V_{5VREG} . When detecting POR, Internal all circuits and logic registers will be initialized. POR circuit main purpose is internal logic initialized in POR condition by reset signal. Between the POR detection threshold and UVLO detection threshold of the 5VREG pin, internal register values will not be reset and can be read by SPI.

12 Under Voltage Locked Out (UVLO)

The BD18397/98xxx-M has UVLO circuits monitoring the input power supplies V_{IN} for the internal reference circuits including TSD circuit and V_{5VREG} for the internal 5 V LDO output, and V_{5VEXT} for the internal gate drives and Logic and POR and analog circuits includes thermal sensor, and V_{PIN} for drain node of high-side FET and SWOCPx circuit in all channels.

When detecting a UVLO by the V_{IN} or V_{5VREG} or V_{5VEXT} or V_{PIN} , all buck DC/DC converter, including ADC convertor are immediately shutdown and all SW outputs are Hi-Z. Internal analog circuits are initialized so that all COMP pins will be discharged. When detecting a UVLO by the V_{PIN} , corresponding buck DC/DC converter is disabled immediately and SWx output is off and the COMPx pin will be discharged. When recover a UVLO, buck DC/DC converter needs wait time for start-up until the COMPx pin charged up and reach to desired inductor valley regulation voltage.




Figure 19. Buck Converter Start-up Waveform

13 Thermal Shutdown (TSD)

In case of a TSD as Tj > 175 °C (Typ), all the buck DC/DC converters will be disable immediately and Internal all circuits and logic registers will be initialized and the SO/FAULT_B pin goes low level output. When TSD recovered at Tj < 150 °C (Typ), the SO/FAULT_B pin goes high level output, the DC/DC converters will be in the SPIWAIT state until start-up sequence trigger happened.

14 SW Over Current Protection (SWOCPx)

The device has a SWOCPx circuit monitoring the output current of the SWx pin. In case of inductor peak current is not limited during the internal high side FET switched on, the internal OCP is detected when the SWx output current exceeds 3.6 A typical. The corresponding channel SWx output will be immediately switched off, and the COMPx pin will be discharged and the SWOCPERRx bit is set in status register. After recovery switching during T_{OCPRx} (10 ms) counts without detecting SWOCPx, the SWOCPERRx bit is reset (set flag latched in case of SWOCPLAT = 1).




Figure 20. SW Over Current Protection Waveform

15 LED Over Current Protection and Negative LED Over Current Protection (LOCPx and NLOCPx)

The device has LOCPx and NLOCPx circuits and are monitoring LED current by output of the internal Rail-to-Rail current sense amplifier sensing differential voltage over R_{SNSx} between the SNSPx pin and SNSNx pin.

Internal LOCPx is detected when the V_{SNSx} voltage exceeds $\Delta V_{SNSxLOCP}$ (390 mV fixed value) from setting regulation voltage. The corresponding channel the SWx pin output will be immediately switched off, and the COMPx pin will be discharged until LOCPx detecting release. In detecting the LOCPx, corresponding channel of the LEDOCPERRx bit is set in status register (set flag latched in case of LEDOCPLAT = 1).

Internal NLOCPx is detected when the negative V_{SNSx} voltage exceeds $\Delta V_{SNSxNLOCP}$ (-390 mV fixed value) from setting regulation voltage. The corresponding channel the SWx pin output will be immediately switched on (cycle by cycle). In detecting the NLOCPx, corresponding channel of the LEDOCPERRx bit is set in status register (set flag latched in case of LEDOCPLAT = 1).

16 LED Open Detection

LED open detection will happen in a LED open failure, a connector to a LED's boars opened. When a LED opened, a LED current is not flowing through the shunt resistor R_{SNSx} between the SNSPx pin and SNSNx pin so that its differential average voltage V_{SNSxAVE} goes zero level input for average current regulation loop. Internal average LED current regulation loop get feed-back of lower current compared with desired LED current setting. So that the internal error GM amplifier output as the COMP pin output voltage V_{COMPx} will be increased and clamp to the COMPx pin over voltage detect level V_{COMPxSG}. This clamp level is optimized, and clamp level is much closed to regulation DC voltage. This technology will help eliminating LED over current incase of LED open failure recovery or lower input voltage recovery. In detecting LED open, corresponding channel of the LODx bit is set in status register after t_{SNSxSG} (10 ms) counts. When LED open detect release by average current sense voltage V_{SNSxAVE} goes high level, the LODx bit is reset after t_{SNSxSGR} (1 ms) counts.




Figure 21. LED Open Detection Waveform

17 LED Short to GND Detection

LED short can be detected by a LED anode voltage at the SNSNx pin less than V_{LSDx} (1.95 V). In case of a LED short to ground condition time is more than $t_{SNSxLVD}$ (10 ms), the corresponding channel of the LSDx bit is set in status register. When a LED short to ground release by the SNSNx pin voltage higher than the V_{LSDx} , the corresponding channel of LSDx bit is reset after $t_{SNSxLVDR}$ (1 ms) counts. In a LED short to ground, the device will continue LED average current regulation and buck DC/DC on time is limited by internal minimum on time $t_{SWxONMIN}$ (90 ns) and LED ripple current ΔI_{LED_ON} (regulated LED ON current) during $t_{SWxONMIN}$ will be higher than expected LED ripple. In addition, LED current down slope is more less than LED minimum output connecting case and the LED valley detect comparator (for sending ON signal) will wait long off time (T_{OFFx}) until inductor current going down to desired bottom (Valley) current based on regulation loop.

LED short detection is activated by corresponding channel of the CHONx bit is set in CHEN register, including PMWOFF condition so that long PWM off condition will be results in LED short detection flag set in the status register and depends on remaining output capacitor at the SNSNx pin.




Figure 22. LED Short to GND Detection Waveform

18 State Machine




Figure 23. State Machine

Table 1.	State	Machine	Description
----------	-------	---------	-------------


State	Quiescent Current	LED Lighting	SO/FAULT_B (Operation)	Description
RESET	Low	OFF	Hi-Z	All internal block is initialized.
SPIWAIT	Normal	OFF	Hi-Z	Dimming mode is selected in this state. IC can enter STAND-ALONE mode by CSB = Low for 0.8 ms. This feature can only be used in this state. If not used, this feature can be available after POR or TSD.
STANDBY	Normal	OFF	SO	During setting register or turn off A/D conversion is available.
LEDACTIVE	Normal	Lighting (Programmed by SPI)	SO	Dimming is programmed by SPI setting. A/D conversion is available. Protection status can be checked by Register polling.
SLEEP	Low	OFF	SO	Keep Low quiescent current until SLEEP = 0. All register value is kept (not initialized).
LIMP-HOME	Normal	Lighting (Programmed by external resistor)	SO	When MCU cannot communicate with this IC, This IC keeps lighting by external resistor setting. No communication includes CRC NG SPI Communication.
STAND-ALONE	Normal	Lighting (Programmed by external resistor)	FAULT_B	When CSB = Low for 0.8 ms, This IC keeps lighting by external resistor setting. Protection can be checked by monitoring SO/FAULT_B = Low.

18 State Machine - continued


Table 2. State Machine Description for Dimming								
State	ISETDIM (Register)	LED Lighting	LED Current Setting	PWM Dimming Setting				
RESET	0		-	-				
SPIWAIT	0	OFF	-	-				
STANDBY	0/1		-	-				
	0			DPWMx[9:0] register				
LEDACTIVE	1	Lighting	ISETx[9:0] register	DPWMx[9:0] register & ISET/PWMx pin				
SLEEP	0/1	OFF	-	-				
LIMP HOME	0/1	Lighting/OFF	ISETx[9:0] register &					
STAND-ALONE	0/1	Lighting/OFF	ISET/PWMx pin	ISET/PWMx pin				

*ISETDIMx initial value = 0

Ex1.) LED ON in LIMP-HOME/STAND-ALONE with ISETDIMx = 0





Ex2.) LED OFF in LIMP-HOME/STAND-ALONE with ISETDIMx = 0



Ex3.) LED ON in LIMP-HOME/STAND-ALONE with ISETDIMx = 1

Ex4.) LED OFF in LIMP-HOME/STAND-ALONE with ISETDIMx = 1





19 SPI Protocol and AC Electrical Characteristics

This IC can be accessed via SPI using CSB, SCK, SI, SO/FAULT_B terminals as shown in.

CSB	 Chip Select
SCK	 Serial Clock
SI	 – Serial Data input
SO/FAULT_B	 – Serial Data output




Figure 25. MCU Connection

Select the IC to be accessed by setting the CSB to low. Send the data based on the format as shown in. Data to be sent follow a MSB first 24-bit data format for write: 1-bit RW (read or write), 7-bit register address, 8-bit register data (to be written) and 8-bit CRC. SPI can be accessed in daisy chain connection or parallel connection. There is no multiple bytes write/read feature. After each command, fix SI to low and CSB to high. SI data is outputted with 24 bits shift from SO/FAULT_B. SO/FAULT_B keeps Hi-z when CSB = high.




Figure 26. Data Format (Write)

19 SPI Protocol and AC Electrical Characteristics - continued

Read Command data format is sent as follows: 1-bit RW, 7-bit register address, fixed 0xFF for register data and 8-bit CRC. When CRC is OK (w_crc_ok = high) after the Read command as shown in, it is necessary to toggle CSB (low -> high -> low) to store the read data.

To output the data, it is necessary to send 24-bit High input data (Dummy Data).

MCU must calculate CRC using 0 as initial value.

For input data: use 16-bit data for calculation. 16-bit data = (RW, Address[6:0], Data[7:0])

For output data: use 15-bit data for calculation.

<RDMODE = 0> 15-bit data = (Address[6:0], Data[7:0]) Not including MSB.

<RDMODE = 1> 15-bit data = (5-bit (blank data), Data0[7:0], Data1[1:0]) Not including MSB.

RDMODE	= 0	
CSB		
SCK		
SI w_crc	Address Data(fixed high) CRC	VCV 24-bit input data high (dummy data)
(internal sig		
SO/FAUL	T_B	Address Data from Register CRC And Address And Yean Vero Vero Vero Vero Vero Vero Vero Vero
RDMODE	=1	
RDMODE CSB	=1	
-	- <u>`</u>	
CSB	= 1	
CSB SCK SI		
CSB SCK		
CSB SCK SI w_crc_		



19 SPI Protocol and AC Electrical Characteristics - continued

SPI AC Timing

SPI AC characteristics is as shown in.






Table 3. SPI AC Timing


Recommended Operation Condition (Unless otherwise specified V_{IN} = 13 V, V_{PIN} = 60 V, V_{5VEXT} = 5 V, Tj = -40 °C to +150 °C)

Item	Symbol	Unit	Min	Тур	Max
SPI Frequency	f _{freq}	MHz	0.1	-	1.0
CSB - SCK Timing	t _{csbSCK}	ns	1,000	-	-
SCK - CSB Timing	t _{SCKcsb}	ns	500	-	-
Setup Time1 (low -> high)	t _{setup1}	ns	200	-	-
Setup Time2 (high -> low)	t _{setup2}	ns	200	-	-
Hold Time1 (low -> high)	thold1	ns	200	-	-
Hold Time2 (high -> low)	t _{hold2}	ns	200	-	-
SO Delay (low -> high)	t _{sodelay1}	ns	-	-	200
SO Delay (high -> low)	t _{sodelay2}	ns	-	-	200
CSB High Pulse	t _{csbh}	ns	1,000	-	-

(Output load capacitance: 15 pF)

NOTE (Countermeasure of Noise)

The CSB is used for resetting, clock and enable in SPI and register circuit. If this signal includes glitch around CSB to "high -> low" by communication path noise, internal noise or more, SPI mistake to operate register. Because this condition is not approved in this product. But there is countermeasure for this issue. SPI receives at least one SCK clock pulse (maximum clock pulse is no limitation) during CSB = high after writing data until next writing command. This SPI can protect this wrong operation. Because register return to "no update condition" with SCK clock during CSB = high.



19 SPI Protocol and AC Electrical Characteristics - continued

SPI Protocol


Write/Read, Address

	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
	RW		AD[6:0]							
bit		Para	ameter			Function				
AD[6:0]		Registe	er Addre	SS	0x00) to 0x11	3			

Note: There is no access to addresses that are not between the specified range.

bit	Parameter	Function
RW	Read/Write	0: read access 1: write access

Data



CRC

	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
	WC/RC[7:0]								
bit	Parameter				Value				
WC/RC[7:0]	CR	CRC data of Write/Read				0 to 0xF	F		

This IC has a CRC (cyclic redundancy check) function for detecting errors in the SPI communication. CRC for write command is calculated using RW bit, 7-bit register address and 8-bit register data and is calculated MSB first. Read output is calculated the same.




Figure 30. CRC Circuit

NOTE (SPI Restrictions):

Command with the following input is not valid RW = 0, Address = 0x00, Data = 0x00, CRC = 0x00. SPI will not execute the read command it is treated as dummy and will only shift the input by 24-bit.

SPI Protocol – continued

SPI Protocol – Daisy-chain Connection

This IC has daisy chain function for SPI communication. Total of 8 devices can be connected in daisy-chain as shown in. Select the device address by controlling CSB input see.




Figure 31. Example of Daisy-chain

When there is a total of N number of devices in the daisy-chain and M is the target device to be written/read, to execute write command, it is necessary to input dummy data (M - 1) to propagate the write command to the desired device in a daisy-chain connection as shown in.

N - Total number of devices connected in daisy-chain

M – Target device to be written/read




Figure 33. SPI Write in Daisy-chain Connection

Likewise, in Read command, it is necessary to input dummy data (M-1) to propagate the read command to the desired device toggle CSB and input the rest of the dummy data (total of N dummy data) to propagate the Read data output up to the last device in the daisy chain connection. Dummy is 24-bit low data input.




Figure 34. SPI Read in Daisy-chain Connection

SPI Protocol – Daisy-chain Connection – continued

In Daisy-chain connection, writing to multiple devices is possible; refer to the timing chart. In this SPI transaction, Set CSB to "low", send the write command consecutively for the target devices starting from Target device M up to Dev 1, Set CSB to "high" to trigger writing to the target registers in the corresponding device number.



Dev M to Dev 1 – Target Device to be written (Dev M is between Dev N and Dev 1)




Figure 35. Writing Protocol for Multiple Devices

Reading for multiple devices is also possible in a daisy-chain connection; refer to the timing chart. In this SPI Transaction, Set the CSB to "low", send the Read Command consecutively starting from target Device M up to Device 1, toggle the CSB to "low -> high -> low", send total DUMMY data based on total Number of devices (N). It is necessary to input this much DUMMY data to be able to propagate the Read Data output up to the last device in the daisy chain connection.

Dev M to Dev 1 – Target Device to be read (Dev M is between Dev N and Dev 1)

Device 1		
CSB		
SCK		
	input N total dummy data	
SI (1)		
SO/FAULT_B (1)) V READ to Dev 3 X · · · X READ to Dev 3 READ to Dev 2 V READ data Dev 1 DUMMY X · · · X DUMMY DUMMY	
Device 2		
SI (2)		
 SO/FAULT_B (2)	READ to Dev M V READ data Dev 2 READ data Dev 1 DUMMY DUMMY DUMMY	
Device M		
S1 (M)	V READ to Dev M V VREAD data Dev M- X V DUMMY X DUMMY X DUMMY X DUMMY X	
SO/FAULT_B (M	1) VREAD data Dev M XREAD data Dev M-X++++ X DUMMY X DUMMY	
Device N		
SO/FAULT_B (N)) X EAD data Dev 2 X READ data Dev 1 X	

Figure 36. Reading Protocol for Multiple Devices

N – Total Device in Daisy-chain connection

SPI Protocol – Daisy-chain Connection – continued





Figure 38. SPI Protocol of the 1 byte Read to Device #1

SPI Protocol – continued


SPI Protocol – Parallel Connection

This IC can be connected in Parallel for SPI connection as shown in. In this connection, each device has separate CSBx. SI and SO connection are shared. User can choose which DUT to write based on CSBx as shown in.





SPI protocol - Parallel Connection - continued Device 1 "high" CSB ______ SCK SI w_crc_ok (internal signal) SO/FAULT_B "high"(Hi-z) Device 2 CSB SCK Address CRC Data(f ixed "high") SI w_crc_ok (internal signal) CRC Addre Data from Regist SO/FAULT_B



20 Register

Register MAP(Address 0x00 to 0x1B)

This is register MAP of BD18398xxx-M. The channel 3 setting is not included in BD18397xxx-M. (ex, ISETSDIM3, VMODE3, CHON3, ERRDET3, address 0x08-0x09, 0x0E to 0x0F, 0x12, 0x1B), These registers is blank (0x00). If you read these data, it returns 0.

Address	b it[7]	bit[6]	bit[5]	bit[4]	bitβ]	bit[2]	bit[]]	b it[0]	Register Access	in itia I	com m ents
0x00	W LO C K	W D TEN	RDMODE	SLEEP	-	-	-	SWRST	R /W	0x40	register access control sleep setting, software reset NOTE : POR/TSD for reset of SWRST Notused
0x01	-	-	=	-	_	FLTRST	LEDOCPLAT	SW 0 CPLAT	R ,N	0x00	protection latch setting and latch released setting
0x03	PHEN		PWMDV[2:0]		-	ISETD M 3	ISETD M 2	ISETD M 1	R /W	0x00	ISET setting selection, output PWM frequency setting, setting of Phase shift
0x04				ßet	1[9:2]				R,∕N	0xE 1	Currentsetting for channe II
0x05	-	-	-	-	-	-	ISET	1 [] 10]	R,∕N	0x01	Currentsetting for channe II
0x06				BET	2[9:2]				R <i>∤</i> N	0xE 1	Currentsetting for channe 12
0x07	-	-	-	-	-	-	IS E T	2[1:0]	R /₩	0x01	Currentsetting for channe 12
0x08				ßET	3[9:2]				R /N	0xE 1	Currentsetting for channe B
0x09	-	-	=	=	-	-	IS E T	3[1:0]	R /W	0x01	Currentsetting for channe B
0x0A		1		DPWN	1[9:2]	I	1		R /W	0xFF	PWM ON Duty for channell
0x0B	-	-	-	-	-	-	DPWN	1 [] :0]	R /W	0x03	PWM ON Duty for channell
0x0C				DPWN	12[9:2]		I		R ,₩	0xFF	PWM ON Duty for channe 12
0x0D	-	-	-	-	-	-	DPWN	2 [1:0]	R /W	0x03	PWM ON Duty for channel2
0x0E				D P W N	13[9:2]		1		R <i>,</i> ₩	0xFF	PWM ON Duty for channe B
0x0F	-	-	-	-	-	-	DPWN	3[10]	R ,₩	0x03	PWM ON Duty for channel 3
0x10	G M 1	[1:0]			TON	1 [5:0]	ļ		R,∕W	0x07	switching frequency setting for channell vary current detector ripple gain
0x11	G M 2	[0:0]			TON	250]			R,∕W	0x07	switching frequency setting for channe 12 vary current detector ripple gain
0x12	G M 3	8 [1 :0]			TO N	3 [5 10]			R,∕W	0x07	switching frequency setting for channe B vary current detector ripple gain
0x13	-	VM ODE3	VM ODE2	VM ODE1	-		SSCG [2:0]		R <i>∤</i> N	0x00	SSCG setting, Voltage mode setting
0x14	-	PWMDM3	PWMDM2	PWMDM1	-	C H O N 3	C H O N 2	CHON1	R ,₩	0x00	DC,DC enable, PW M D imm ing enable
0x15	A D TR G	-	-	A D M O D E	VM ONSEL[3:0]		R /W	0x10	V N, P N, V _{SVEXT} , V _{SNSN1} , V _{SNSN2} , V _{SNSN3} , therm al BET1, BET2, BET3 voltage m onitor, A,D converter trigger in m anual m ode		
0x16				VM 0 N (0 2)					R O	0x00	Voltage m on itor by A /D ,
0x17	-	-	-	-	-	-	VM O	[0. [] N	R O	0x00	Voltage m on itor by A ,D ,
0x18	WDTERR	CRCERR	P N U V L O	UVLO	-	ERRDET3	ERRDET2	ERRDET1	R O	0x00	Error status register total
0x19	-	-	-	-	LED 0 C PER R 1	SW OCPERR1	LOD1	LSD 1	RO	0x00	Errorstatus register LED open error, LED shorterror SW 0 CP1, L0 CP1
0x1A	-	-	-	-	LED 0 C P E R R 2	SW 0 CPERR 2	LOD2	LSD 2	RO	0x00	Errorstatus register LED open error, LED shorterror SW 0 C P 2, L 0 C P 2
0x1B	-	-	-	-	LED 0 C P E R R 3	SW OCPERR3	L0 D 3	LSD 3	RO	0x00	Errorstatus register LED open error, LED shorterror SW 0 C P 3, L0 C P 3
	0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x00 0x00 0x01 0x06 0x07 0x08 0x09 0x00 0x00 0x00 0x00 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19	0x00 W LOCK 0x01 - 0x02 - 0x03 PHEN 0x04 - 0x05 - 0x06 - 0x07 - 0x08 - 0x10 - 0x11 G M 2 0x12 G M 2 0x14 - 0x15 ADTR6 0x18 W DTERR 0x18 -	NAME NUMBANE $0x01$ $ 0x02$ $ 0x02$ $ 0x03$ PHEN $0x04$ $0x05$ $ 0x06$ $0x05$ $ 0x06$ $0x06$ $0x06$ $0x07$ $ 0x08$ $0x08$ $0x01$ $0x11$ GMZ $0x13$	NAME NAME NAME REMMODE $0x01$ - - - $0x02$ - - - $0x03$ PHEN - - $0x03$ PHEN - - $0x04$ - - - $0x05$ - - - $0x06$ - - - $0x06$ - - - $0x06$ - - - $0x07$ 7 - - - $0x08$ - - - - $0x08$ - - - - $0x00$ - - - - $0x10$ - - - - $0x11$ - NM DIR2 <td>NONO W LO CK W D TEN R DM O DE SLEEP $0x01$ - - - - $0x02$ $-$ - - - $0x03$ PHEN $FWM D V Z 0$ - $0x04$ $-$ - - $0x05$ $-$ - - $0x04$ $-$ - - $0x05$ $-$ - - $0x06$ $-$ - - $0x07$ $-$ - - $0x07$ $-$ - - $0x07$ $-$ - - $0x07$ $-$ - - $0x08$ $-$ - - $0x000$ $-$ - - $0x010$ $-$ - - $0x02$ $-$ - - $0x02$ $-$ - - $0x03$ $-$ - -</td> <td>NOME NUDE RDMODE SLEEP 0x01 0x02 0x03 PHEN 0x04 PHEN PHEN by Z.0 0x05 PHEN 0x06 0x06 </td> <td>NOME NUMBER RDNODE SLEEP Image <</td> <td>0.00 WLOCK W DTEN RDW ODE SLEEP 0x01 0x02 0x02 </td> <td>NMMNUMMNUMMNUMMNUMMNUMMNUMMNUMMNUMMNUMMNUMM0x000x020x03NUM</td> <td>AddesitDoty<</td> <td>Answerbit/D<t< td=""></t<></td>	NONO W LO CK W D TEN R DM O DE SLEEP $0x01$ - - - - $0x02$ $-$ - - - $0x03$ PHEN $FWM D V Z 0$ - $0x04$ $-$ - - $0x05$ $-$ - - $0x04$ $-$ - - $0x05$ $-$ - - $0x06$ $-$ - - $0x07$ $-$ - - $0x07$ $-$ - - $0x07$ $-$ - - $0x07$ $-$ - - $0x08$ $-$ - - $0x000$ $-$ - - $0x010$ $-$ - - $0x02$ $-$ - - $0x02$ $-$ - - $0x03$ $-$ - -	NOME NUDE RDMODE SLEEP 0x01 0x02 0x03 PHEN 0x04 PHEN PHEN by Z.0 0x05 PHEN 0x06 0x06	NOME NUMBER RDNODE SLEEP Image <	0.00 WLOCK W DTEN RDW ODE SLEEP 0x01 0x02 0x02	NMMNUMMNUMMNUMMNUMMNUMMNUMMNUMMNUMMNUMMNUMM0x000x020x03NUM	AddesitDoty<	Answerbit/D <t< td=""></t<>

WO: Write Only, RO: Read Only, R/W: Read and Write

SWRST register reset condition is POR/TSD. All other registers reset condition is POR/TSD/SWRST. (*Note 1*) SWRST, FLTRST and ADTRG are "write only", and reset condition of SWRST is only "POR/TSD".

20 Register - continued

Description of Registers

Address 0x00: SYSSET		System se	etting			[Read/Write]	initial va	alue 0x40
bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
Name	WLOCK	WDTEN	RDMODE	SLEEP	-	-	-	SWRST
Initial value	0	1	0	0	0	0	0	0

The data in register is updated to the newest data immediately when the new data is written. Set these registers in initial setting.

bit[0] SWRST

SWRST register return '0' automatically. Hence, this register is "Write only". Set this register when you want to reset digital circuit.

	Table 4. SWRST Operation
SWRST	Reset
0	Normal
1	Reset for digital circuit (return '0' automatically)


bit[4] SLEEP

This IC has sleep mode which stops internal clock, so this IC is in low "quiescent current" condition. This IC keeps register value when SLEEP = 1.

	Table 5. SLEEP Operation
SLEEP	Operation
0	Normal
1	Low "quiescent current" condition. Oscillator is stopped. So, DC/DC and Current Driver are OFF. Only internal regulator is available.

bit[5] RDMODE

This register controls Read protocol. If RDMODE = 1, it outputs Read Data (target address 8-bit + next address bit[1:0]). The detail of protocol can be referred in "SPI Protocol" section.



bit[6] WDTEN

Figure 42. RDMODE Operation

This register is "Watchdog timer" function enable. If WDTEN = 1, LIMP-HOME function is available by "Watch Dog Timer error" when state is "LEDACTIVE" or "STANDBY".

Table 7. "Watch Dog Timer" Enable

WDTEN	Enable
0	"Watch Dog Timer" is not available
1	"Watch Dog Timer" is available

bit[7] WLOCK

DPWMx registers are split into two registers (higher and lower byte). Normally, whenever a byte (higher or lower) is written, it will immediately be reflected in PWM dimming control. If WLOCK function is used, PWM dimming control will not be updated until the two bytes (higher and lower) are written. Note that it doesn't matter whether the higher or lower byte is written first.

			Table 8. WLOCK	Function							
	WLOC	K		Operation							
	0		Normal update	nal update							
	1		PWM dimming control is not	updated until writing the other address. (0x0A to 0x0F)							
SPI			write DPWMxH	write DPWMxL							
WLOCK		"Low"									
DPWMx[9	9:2] register		update								
_		/									
DPWMx[:	1:0] register			update							
	iming control		update	update							
for chanr	nel x										
SPI			write DPWMxH	write DPWMxL							
WLOCK		"High"									
DPWMx[9	9:2] register)	update								
DPWMx[:	1:0] register			update							
PWM dimn	ning control		not updated	update							

Figure 43. WLOCK Function Example

Address 0x01: Not Used

●Address 0x02	2: ERRSET1	protection	setting			[Read/Write]	initial valu	e 0x00
bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
Name	-	-	-	-	-	FLTRST	LEDOCPLAT	SWOCPLAT
Initial value	0	0	0	0	0	0	0	0

The data in register is updated to the newest data immediately when the new data is written. Set these registers in initial setting.

bit[0] SWOCPLAT

The releasing function of "SWx over current error protection" is programmed by this register. If SWOCPLAT = '1', The SWOCPERRx register doesn't become '0' until writing FLTRST = '1'. If SWOCPLAT = '0', The SWOCPERRx becomes '0' by "SWx over current error" released.

	Table 9. "SWx Over C	Current error protection	" Latch Operation Setting
--	----------------------	--------------------------	---------------------------

SWOCPLAT	Operation
0	If this error condition is released, error status register and FAULT_B returns normal condition.
1	This IC keeps error condition until writing FLTRST = 1.
(x = 1, 2, 3)	

bit[1] LEDOCPLAT

The releasing function of "LED over current error protection" is programmed by this register. If LEDOCPLAT = '1', The LEDOCPERRx register doesn't become '0' until writing FLTRST = '1'. If LEDOCPLAT = '0', The LEDOCPERRx becomes '0' by "LED over current error" released.

Table 10. "LED Over Current error protection" Latch Operation Setting

LEDOCPLAT	Operation
0	If this error condition is released, error status register and FAULT_B returns normal condition.
1	This IC keeps error condition until writing FLTRST = 1.
(x = 1, 2, 3)	

bit[2] FLTRST

The error status registers are initialized by this register. If each protection is latched, its condition is released.

	Table 11. Error Status Reset
FLTRST	Operation
0	Normal
1	Initialize error status for LEDOCPERRx and SWOCPERRx, CRCERR and WDTERR. This register is auto return to "0" (Address 0x19 to 0x1B)
(x = 1, 2, 3)	

	Address	0x03·	DIMSET	Dimming se	ttina
v	Audiess	0,00.		Dimining Se	Jung

	Address 0x03: D	IMSET	Dimming	setting			[Read/V	Vrite] initial v	value 0x00
Γ	bit No	bit[7]	bit[6] bit[5] bit[4]			bit[3]	bit[2]	bit[1]	bit[0]
	Name	PHEN	PWMDIV[2:0]		-	ISETDIM3	ISETDIM2	ISETDIM1	
	Initial value	0	0	0	0	0	0	0	0

The data in register is updated to the newest data immediately when the new data is written. Set these registers in initial setting.

(ISETDIM3 is only used for the BD18398xxx-M) **ISETDIM**x bit[2:0]

This register selects the LED DC current setting data for channel x (x = 1, 2, 3). If ISETDIMx = 1, the ISETx pin setting is available. If ISETDIMx = 0, LED DC current is programmed by ISETx register.

	Table 12. ISET Select	
ISETDIMx	PWMONx Definition	ADC Monitor Select
0	LED DC current is programmed by ISETx[9:0] register	Selected by corresponding VMONSEL [3:0] bit setting
1	LED DC current is programmed by ISETx[9:0] & ISET/PWMx pin	Not applicable
(x = 1, 2, 3)		

bit[6:4] **PWMDIV**

The output frequency is programmed for PWM dimming LED by this register. A/D conversion frequency (ADMODE = 1) is also programed by this register.

Table 13.	Output	Frequenc	v Sattina
	Output	FIEquenc	y Setting


PWMDIV[2:0]	Output Frequency [Hz]
0	153
1	203
2	244
3	305
4	407
5	488
6	610
7	814


bit[7]

PHEN

PWM dimming phase of channel 1 is programmed by this register as shown in Figure 44.

Table 14. PWM Phase Setting								
PHEN	Phase	Setting						
FIEN	BD18398xxx-M	BD18397xxx-M						
0	All Channel: No Phase shift	All Channel: No Phase shift						
1	Channel 1: no shift	Channel 1: no shift						
	Channel 2: 120 degree	Channel 2: 180 degree						
	Channel 3: 240 degree	-						





Address 0x04: ISET1H			ISET setti	ng for channe	el 1		[Read/Write]	initial val	lue 0xE1
	bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
	Name				ISET1	[9:2]			
	Initial value	1	1	1	0	0	0	0	1

Address 0x05	: ISET1L	ISET set	ting for chan	nel 1		[Read/Write]	initial v	alue 0x01
bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
Name	-	-	-	-	-	-	ISET	1[1:0]
Initial value	0	0	0	0	0	0	0	1

The data in register is updated to the newest data immediately when the new data is written. Set these registers in initial setting.

ISET1H bit[7:0]: ISET1L bit[1:0]:

ISET1[9:2] ISET1[1:0]

LED DC current is programmed by this register as following formula.

Formula

$$I_{LEDxAVE} = \left(\frac{ISETx[9:0]}{1024} \times 2.5 V - 0.2 V\right) \times \frac{1}{12 \times R_{SNSx}}$$

●Address 0x06 to 0x09: ISETx[9:0] (x = 2 to 3)

This register is used to make setting of LED current for channel 2 and channel 3. The setting procedure is the same as that for channel 1 with Address set to 0x04 and 0x05.

ISET3[9:0] is only used for the BD18398xxx-M.

Address 0x0A	: DPWM1H	PWM sett	ing			[Read/Write]	initial valu	ie 0xFF
bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
Name				DPWN	11 [9:2]			
Initial value	1	1	1	1	1	1	1	1

Address 0x0E	: DPWM1L	PWM sett	ing			[Read/Write]	initial valu	ue 0x03
bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
Name	-	-	-	-	-	-	DPWM	11 [1:0]
Initial value	0	0	0	0	0	0	1	1

The data in register is updated to the newest data immediately when the new data is written. Set these registers in initial setting. If you want to change value during dimming, WLOCK function can be used.


DPWM1H bit[7:0]: DPWM1L bit[1:0]:

]: DPWM1[1:0]

DPWM1[9:2]

LED average current in PWM is programmed by this register. The dimming ratio is calculated as following formula.

$$D_{PWMx} = \frac{DPWMx[9:0] + 1}{1024}$$



Address 0x0C to 0x0F: DPWMx (x = 2 to 3)

This register is used to make setting of PWM for channel 2 and channel 3. The setting procedure is the same as that for channel 1 with Address set to 0x0A and 0x0B

DPWM3 is only used for the BD18398xxx-M.

Address 0x10	: DCDCSET	1 DC/DC	setting for ch	nannel 1		[Read/Write]	initial va	lue 0x07
bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
Name	GM1	[1:0]			TON1	[5:0]		
Initial value	0	0	0	0	0	1	1	1

The data in register is updated to the newest data immediately when the new data is written. Set these registers in initial setting.

bit[7:6] GM1[1:0]

GM Amplifier Gain Setting

Table 15. DC/DC GM Amplifier Trans Conductance Setting

GM1[1:0] (Dec)	GM Amplifier Gain Setting [µS]
0	1360
1	870
2	530
3	300

bit[5:0] TON1[5:0]

DC/DC Frequency setting is programmed for channel 1 by this register. It is available to use DC/DC frequency setting under 2.25 MHz. (over 2.25 MHz setting is prohibited.)

Table 16. DC/I	DC Frequency Setting for Reference (R _{TON} = \$
TON1[5:0] (Dec)	DCDC Frequency [kHz]
0	50
1	100
2	150
3	200
4	250
5	300
6	350
7	400
8	450
10	550
12	650
14	750
16	850
18	950
30	1,550
42	2,150

51 kΩ)

Table 17. DC/DC Frequency Setting for Reference (R_{TON} = 9.1 kΩ)

TON1[5:0] (Dec)	DCDC Frequency [kHz]
0	280
1	560
2	841
3	1,121
4	1,401
5	1,681
6	1,962
7	2,242

Address 0x11 to 0x12: DCDCSETx(x = 2 to 3)

This register is used to make setting of DC/DC setting and GM amplifier gain setting for channel 2 and channel 3. The setting procedure is the same as that for channel 1 with Address set to 0x10. DCDCSET3 is only used for the BD18398xxx-M.

Address 0x13	B: DCDCSET	4 SSCG and	Voltage contro	ol mode setting	for DC/DC	[Read/Writ	e] initial va	lue 0x00
bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
Name	-	VMODE3	VMODE2	VMODE1	-		SSCG[2:0]	
Initial value	0	0	0	0	0	0	0	0

The data in register is updated to the newest data immediately when the new data is written. Set these registers in initial setting.

bit[2:0] SSCG[2:0]

The modulation DC/DC switching frequency is programmed for all channel by this register.

	Table 18. SSCG Modulation Setting
SSCG[2:0]	SSCG Modulation Ratio [Hz]
0	SSCG OFF (Fixed frequency of DC/DC)
1	155
2	185
3	283
4	361
5	536
6	763
7	1,044

bit[6:4] VMODEx

"Voltage control mode" for DC/DC is programmed by this register. (VMODE3 is only used for the BD18398xxx-M)

Table 19.	Voltage	Control	Mode	Settina
10010 10.	vonago	0011001	mouo	ooung

	able for fortage contact botting				
VMODEx	Controlled Mode				
0	Current control mode for channel x				
1	Voltage control mode for channel x				

(x = 1, 2, 3)

In the Voltage mode setting (VMODEx = 1), SNSN1 pin voltage is regulated by as following.

$$V_{SNSNx} = \frac{ISETx[9:0]}{1024} \times 67.5 V \ (@VMODEx = 1)$$

Address 0x14	: CHEN	Channel enable and Dimming enable			[Read/Write]		initial value 0x00	
bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
Name	-	PWMDIM3	PWMDIM2	PWMDIM1	-	CHON3	CHON2	CHON1
Initial value	0	0	0	0	0	0	0	0

The data in register is updated to the newest data immediately when the new data is written.

bit[2:0] CHONx (CHON3 is only used for the BD18398xxx-M)

Each channel starts-up by this register. If CHONx = 1, LED dimming is available for channel x. (x = 1, 2, 3) CHONx = 0, LED dimming is not available for channel x. Protection such as "LED short to ground error protection", "LED open error protection", "SW Over Current error protection" and "LED Over Current error protection" in the target channel is not available when CHONx = 0.

Table 20. Channel Enable						
CHONx Enable						
0	Channel x is disable.					
1	Channel x is enable.					
(x = 1, 2, 3)						

(x = 1, 2, 3)

bit[6:4] **PWMDIMx**

The internal PWM dimming duty is programmed by this register. It is available to dim by the DPWMx[9:0] register when the PWMDIMx = 1. The internal PWM duty can be set to 100 % when the PWMDIMx = 0.

Table 21. PWM Dimming Enable					
PWMDIMx Operation					
0 PWM Duty is 100 % fixed.					
1	PWM Dimming enable.				
I	Dimming ratio is programmed by the DPWMx[9:0] register.				
(x = 1, 2, 3)					

Table 22. How to Dim by PWM					
PWMDIMx DC/DC		Internal PWM Dimming for Channel x			

OHONA		00/00	
0	0	OFF	OFF
0	1	OFF	OFF
1	0	ON	100 %
1	1	ON	Programmed by the DPWMx[9:0]
(x = 1, 2, 3)			

CHONY

●Address 0x15: ADSEL			A/D monit	or channel s	select		[Read/Write]	initial va	alue 0x10
	bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
	Name	ADTRG	-	-	ADMODE		VMONS	SEL[3:0]	
	Initial value	0	0	0	1	0	0	0	0

The data in register is updated to the newest data immediately when the new data is written.

bit[3:0] VMONSEL[3:0]

VMON register is shared in for monitoring below node. This register should be programmed before reading VMON register when target node voltage is need.




Figure 46. A/D System Structure

Table 23. VMONSEL Status							
VMONSEL	Monitor Node	Other Register Set Needed					
0x0	Thermal (default)	-					
0x1	ISET1	ISETDIM1 = 0					
0x2	ISET2	ISETDIM2 = 0					
0x3	ISET3	ISETDIM3 = 0					
0x4	Vin	-					
0x5	V _{5VEXT}	-					
0x6	V _{PIN}	-					
0x7	V _{SNSN1}	-					
0x8 Vsnsn2		-					
0x9	V _{SNSN3}	-					
0xA to 0xF	Not Used	-					

bit[4] ADMODE

There are two A/D converting modes.

When ADMODE = 1, A/D converter is operated automatically. Conversion frequency is determined by PWMDIV register and is operational only in LEDACTIVE state.

When ADMODE = 0, A/D converter is operated manually by ADTRG. A/D converter becomes sleep condition (low current consumption) after 1 conversion.

Table 24. ADMODE Operation				
ADMODE	Operation			
0	A/D conversion for only target node by ADTRG register			
1	A/D conversion repeatedly. This period is programmed by PWMDIV register.			

bit[7] ADTRG

A/D starts to convert the data selected by VMONSEL register after writing ADTRG = 1 during ADMODE = 0. This register will return to '0' after writing '1'. Updated data is available less than 24 μ s.

	Table 25. ADTRG
ADTRG	Operation
0	No conversion
1	Starts to convert data in ADMODE = 0

Address 0x16: VMONH		common voltage monitor by A/D				[Read]	initial valu	ue 0x00	
	bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
	Name	VMON[9:2]							
	Initial value	0	0	0	0	0	0	0	0

Address 0x17	: VMONL	common	voltage mon	itor by A/D		[Read]	initial val	ue 0x00
bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
Name	-	-	-	-	-	-	VMO	N[1:0]
Initial value	0	0	0	0	0	0	0	0

The register data is updated to the newest data immediately when the data are updated by A/D converting.

VMONH bit[7:0] VMON[9:2] VMONL

bit[1:0]:

VMON[1:0] This register is used for monitoring the thermal sensor voltage (V_{TEMP}), $V_{ISET/PWMx}$, V_{IN} , V_{5VEXT} , V_{PIN} or V_{SNSNx} node (x = 1, 2, 3). This operation is programmed by VMONSEL register. This data is divided into two register address. If all of 10-bit data is required when ADMODE = 1, or RDMODE function is available.

Formula 1 for thermal sensor voltage

Thermal sensor voltage ADC read value = 418 @25 deg Thermal sensor voltage ADC read value = 602 @150 deg

1.472 count/temp (1 degree)

Formula 2 for external input pin nodes

Monitor voltage 1 [V] = "X" x (VMON + 1) / 1024	
VIN: "X" = 48, VPIN: "X" = 70, and VSNSNX: "X" = 67.5, V5VE	хт: "X" = 5.5, Vізет/рwмх: "X" = 2.5

Address 0x18	: ERRSTALL	. All error s	tatus each pr	otection		[Read]	initial va	lue 0x00
bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
Name	WDTERR	CRCERR	PINUVLO	UVLO	-	ERRDET3	ERRDET2	ERRDET1
Initial value	0	0	0	0	0	0	0	0

The register data is updated to the newest data immediately when the data (one or more error/protection) is detected.

bit[2:0] ERRDETx (ERRDET3 is only used for the BD18398xxx-M) This register is error status each channel.

Table 26. Error Status of Each Channel

ERRDETx	Status
0	Normal
1	Detects error LSDx LODx SWOCPERRx LEDOCPERRx
(x = 1, 2, 3)	

bit[4] UVLO

This register is error status for UVLO.

Tabla	27	UVLO	
rapie	21.	UVLU	

UVLO	Status				
0	Normal				
1	Detects under voltage error for V_{5VEXT} or V_{5VREG}				

bit[5] PINUVLO

This register is error status for PINUVLO.

Table 28. PINUVLO

PINUVLO	Status
0	Normal
1	Detects under voltage error for PIN

bit [6] CRCERR

This register is error status for CRC. If CRC error is detected, this register becomes 1. This register becomes 0 by FLTRST = 1. If CRC Error occurred to the SPI command sent after to sending FLTRST, this will not be detected, for more details refer to Error sequence for "CRC Error".

Table 29.	CRC	Error	Status
-----------	-----	-------	--------

CRCERR	Status
0	Normal
1	Detects CRC error

bit[7] WDTERR

This register is error status for "Watch Dog Timer". If "Watch Dog Timer error" is detected, this register becomes 1. This register becomes 0 by FLTRST = 1.

Table 30	. "Watch I	Dog Timer	error"	Status
----------	------------	-----------	--------	--------

WDTERR	Status
0	Normal
1	Detects "Watch Dog Timer error"

Address 0x19	9: ERRST1	cha	annel 1 erro	or status		[Read]	initial valu	ue 0x00
bit No	bit[7]	bit[6]	bit[5]	bit[4]	bit[3]	bit[2]	bit[1]	bit[0]
Name	-	-	-	-	LEDOCPERR1	SWOCPERR1	LOD1	LSD1
Initial value	0	0	0	0	0	0	0	0

The register data is updated to the newest data immediately when the data ("LED open error", "LED short to ground error", "SW1 Over Current", "LED Over Current") is detected.

bit[0] LSD1

This register is "LED short to ground error" status for channel 1. LSD1 becomes "1" when "LED short to ground error" is detected, and LSD returns "0" when "LED short to ground error" is released. There is filter for detecting (10 ms) and releasing (1 ms) each channel. This filter is shared for "LED short to ground protection" and "LED open protection".

Table 31.	"LED s	hort to	around e	error" (Status I	Reaister
10010 011						

LSD1	Status
0	Normal
1	Detects LED short to ground error

bit[1] LOD1

This register is "LED open error" status for channel 1. LOD1 becomes "1" when "LED open error" is detected, and LOD1 returns "0" when "LED open error" is released.

There is filter for detecting (10 ms) and releasing (1 ms) each channel. This filter is shared for "LED short to ground protection" and "LED open protection".

Table 32. "LED open error" Status Register					
LOD1	Status				
0	Normal				
1	Detects LED open error				

bit[2] SWOCPERR1

This register is "SW Over Current error" status for channel 1. If SWOCPLAT = 0, SWOCPERR1 becomes "1" when "SW Over Current" is detected, and SWOCPERR1 returns "0" when "SW Over Current error" is released. If SWOCPLAT = 1, SWOCPERR1 becomes "1" when "SW over current error" is detected, and SWOCPERR1 becomes "0" by FLTRST = 1.

Table 33. SW Over Current Error Status

SWOCPERR1	Status
0	Normal
1	Detects SW Over Current error

bit[3] LEDOCPERR1

This register is "LED Over Current error" status for channel 1. If LEDOCPLAT = 0, LEDOCPERR1 becomes "1" when "LED Over Current" is detected, and LEDOCPERR1 returns "0" when "LED Over Current error" is released. If LEDOCPLAT = 1, LEDOCPERR1 becomes "1" when "LED over current error" is detected, and LEDOCPERR1 becomes "0" by FLTRST = 1.

LEDOCPERR1	Status
0	Normal
1	Detects LED Over Current error

Address 0x1A to 0x1B: ERRSTx (x = 2 to 3)

These registers are error status for channel 2 and channel 3. These functions are the same as that for channel 1 with Address set to 0x19. ERRST3 is only used for the BD18398xxx-M.

Sequence

1 Start-up and Turn-off Sequence

Normal Start-up (No SPI Communication)




Figure 47. Start-up Sequence for Normal Operation

When you light the LED by general SPI control, follow the sequence below.

- 1 Input the power supply of VIN.
- 2 MCU starts communicating with SPI after waiting internal regulator to be stable.
- ③ Start dimming LED by CHONx = 1 (channel x).
- (4) Stop dimming LED by CHONx = 0.
- (5) Stop the input power supply of VIN.

LIMP-HOME Start-up (No SPI Communication)




Figure 48. Start-up Sequence for LIMP-HOME

When you light the LED by LIMP-HOME mode, follow the sequence below.

- 1 Input the power supply of VIN.
- 2 Start lighting (by external resistor) after waiting 1 s from UVLO release.
- 3 Stop the input power supply of VIN.

V _{IN}		VR			Vinu	IVD 4
CSB	 "low"			(3)	
SPI (SCK, SI)					•	
V _{5VREG} , V _{5VEXT}		– V _{5VUVR} /svRPORR 0.8 ms(typ)	2		Vsvu	
state	<u>reset X</u>	SPI WAIT	X	STANDALONE		RESET
internal OSC						
CHONx (register)		"ALL 0"				
LED condition	n	OFF	X	Lighting	ÓFF	

STAND-ALONE Start-up (CSB = Low)

Figure 49. Start-up Sequence for STAND-ALONE

When you light the LED by STAND-ALONE mode, follow the sequence below.

- ① Input the power supply of VIN with CSB = low.
- ② Start lighting (by external resistor) after waiting 0.8 ms from UVLO release.
- ③ Input CSB = high and stop lighting. From this point, dimming can be operated by register setting.
- ④ Stop to input the power supply of VIN.

LIMP-HOME during SPIWAIT (Release by SPI Communication)

V _{IN}					VINUVD	4
CSB	"high"		(3		• • • •
SPI (SCK, SI)	·					
V _{5vreg} , V _{5vext}	V ₅ V _{UVR} V ₅ V _{PORR}	1s	2)		V5vuvd _	V _{5VRPORD}
state	RESET	SPI WAIT	LIMP HOME	X L	ED ACTIVE	RESET
internal OSC						
CHONx (register)	"ALL 0"	• • •		×	"NOT ALL 0"	ALLO"
LED conditio	n OFF	X	Lighting	×	Lighting	OFF
					Enlarged view	
				SPI regist	er Write: CHONx	

Figure 50. Start-up Sequence for LIMP-HOME

When you light the LED by LIMP-HOME mode then MCU sends SPI commands, follow the sequence below.

- 1 Input the power supply of VIN.
- ② Start lighting based on external resistor after waiting 1 s from UVLO release.
- ③ After SPI Access (CRC OK), it triggers LIMP-HOME to LEDACTIVE. Lighting is changed from "based on external resistor" to SPI register controlled. If the previous state is SPIWAIT it returns to STANDBY or LEDACTIVE. In the case above it returns to LEDACTIVE after writing on CHONx register.
- ④ Stop the input power supply of VIN.

LIMP-HOME during LEDACTIVE (Release by SPI Communication)




Figure 51. Start-up Sequence for LIMP-HOME

When you light the LED by LIMP-HOME mode, follow the sequence below.

- 1 Input the power supply of VIN.
- ② MCU starts communicating with SPI after waiting internal regulator to be stable. Start dimming LED by CHONx = 1 (channel x).
- 3 Start lighting based on external resistor after waiting 1 s from UVLO release.
- ④ After SPI Access (CRC OK), it triggers LIMP-HOME to LEDACTIVE. Lighting is changed from "based on external resistor" to SPI register controlled. If the previous state is LEDACTIVE, it returns to LEDACTIVE and continue dimming by Register Setting.
- (5) Stop the input power supply of VIN.

Sleep Mode	9				
V _{IN}					
CSB	(1)	(2)		(3) (4)	
SPI (SCK, SI)					
V_{5VREG}, V_{5VEXT}	supply power				
state	LED ACTIVE	STANDBY	SLEEP	STANDBY	LED ACTIVE
internal oscillator	clock is gene	rated	stop	clo	ck is generated
CHONx (register)	"NOT ALL 0"		"ALL 0"		"NOT ALL 0"
LED condition	Lighting		OFF		Lighting
			Enlarged view	Enlarged	ł view
	SPI register Write: ALL CHO	Write: DNx = 0 SLEEP =	 = 1	SPI register Write	: Write: P = 0 CHONx = 1

Figure 52. Sequence for SLEEP Mode

When you use SLEEP mode by SPI control, follow the sequence below.

- ① If ALL CHONx = 0, this IC stop lighting and go "STANDBY" state.
- 2 If SLEEP = 1, internal oscillator stops. (Low quiescent current by stopping internal clock.)
- ③ If SLEEP = 0, internal oscillator starts.
- ④ If ANY CHONx = 1, this IC starts lighting and go "LEDACTIVE" state.

1 Start-up and Turn-off Sequence - continued Cold Cranking Mode (Sleep by UVLO)

-				\/
V _{IN}		V _{INUVD} _		Vinuvr
CSB	"high"	no access		
SPI (SCK, SI)	"low"			
-				•
V5vreg, V5vext	supply po	wer		
state	LED ACTIVE		SLEEP	LED ACTIVE
internal oscillator				
CHONx (register)	"NOT ALL 0"		•	
LED condition	Lighting		X OFF	Lighting

Figure 53. Start-up Sequence for Cold Cranking Mode

When this IC is in "cold cranking" condition, sequence of operation is as follows.

- 1) If this IC detects "VIN UVLO", internal oscillator is stop and stop lighting. (Low quiescent current condition.)
- ② When "VIN UVLO" is released, the internal oscillator starts, and this IC starts lighting with the same register settings as before detecting "VIN UVLO". However, when this IC detects "POR", it is initialized.

Error Sequence for	" "CRC Error"			
	(1)	2	3	
CSB				
SPI input				
state	"SLEEP", " STANDBY", "LED ACTIVE"			
FLTRST register				
CRCERR register			i	
SO/FAULT_B				

Figure 54. CRC Error Detection

- ① CRC error is detected when data sent does not match the CRC value in the SPI command. This mismatch can be caused by wrong data or noise in the SPI line. Write operation is not executed in the IC. Target Register is not updated. In this case, CRC Error status register is updated to High. Protection is latched automatically, sending SPI command with correct CRC does not clear CRCERR status register.
- 2 MCU sends Read Command to status registers to confirm CRC status register.
- ③ MCU sends FLTRST and dummy SPI (data 0x00) to release the status register.


	(1)	3	4
CSB	CRC NG	Ŀ	
SPI input			
WDTEN register	"1" (2)		
WDT counter (internal signal)			
state	"STANDBY or LED ACTIVE"	<u> </u>	"STANDBY or LED ACTIVE"
FLTRST register	No activity in the SPI > 1sec		
WDTERR register			
SO/FAULT_B	:		
	Figure 55. WDT Error Detection		

Error Sequence for "WDT Error"


- ① Watch Dog Timer starts to count at STANDBY or LEDACTIVE state. When there is no "CRC OK" detected in more than 1 s, IC detects WDT Error.
- ② WDT is detected, it sets the corresponding status register WDTERR to High and state changes from STANDBY/LEDACTIVE/SPIWAIT to LIMP-HOME.
- ③ MCU sends Read command to Status register to confirm WDT status. This event releases LIMP-HOME mode.
- ④ WDT detection is latches automatically, MCU must send FLTRST to clear the WDTERR status register and SO/FAULT_B output.

Sequence - continued

2 A/D Control Sequence



- ① If you want to know VIN voltage, VMON register is available by setting VMONSEL register.
- 2 A/D conversion is executed every PWM timing (internal signal). This period is programmed by PWMDIV register. It is necessary to set CHONx = 1 to go to LEDACTIVE state to operate this.
- ③ You should wait to access register after this period.



ADMODE = 0 (Manual Mode)

- ① If you want to know VIN voltage, VMON register is available by setting ADSEL register, and A/D starts to convert by ADTRG = 1.
- 2 You should wait to access register after changing ADSEL. VMON register is available after 1 µs (include margin).

Typical Performance Curves

(Unless otherwise specified V_{IN} = 13 V, V_{PIN} = 60 V, V_{5VEXT} = 5 V, Tj = 25 $^{\circ}$ C)




Figure 58. Total Average Current Sense Threshold Voltage vs Temperature




Figure 59. Total Average Current Sense Threshold Voltage Error vs ISET Count




Figure 60. Total Average Current Sense Threshold Voltage vs ISET Count




Figure 61. SNSPx Input Current vs Temperature

(Unless otherwise specified V_{IN} = 13 V, V_{PIN} = 60 V, V_{5VEXT} = 5 V, Tj = 25 °C)





Figure 62. SNSNx Input Current vs Temperature






Figure 64. SWx ON Resistor High Side vs Temperature




Figure 65. SWx ON Resistor Low Side vs Temperature

(Unless otherwise specified V_{IN} = 13 V, V_{PIN} = 60 V, V_{5VEXT} = 5 V, Tj = 25 °C)






Figure 66. SWx Minimum ON Time vs Temperature










Figure 69. 5VREG UVLO Threshold vs Temperature

(Unless otherwise specified V_{IN} = 13 V, V_{PIN} = 60 V, V_{5VEXT} = 5 V, Tj = 25 °C)




Figure 70. 5VEXT UVLO Threshold vs Temperature




Figure 71. 5VREG POR Threshold vs Temperature




Figure 72. PIN UVLO Threshold vs Temperature





Figure 73. VIN Sleep Circuit Current vs Temperature

(Unless otherwise specified V_{IN} = 13 V, V_{PIN} = 60 V, V_{5VEXT} = 5 V, Tj = 25 °C)






Figure 77. Internal Oscillator Frequency vs Temperature

(Unless otherwise specified V_{IN} = 13 V, V_{PIN} = 60 V, V_{5VEXT} = 5 V, Tj = 25 °C)




Figure 78. Thermal Sensor ADC Read Value vs Temperature

Design Requirements

Parameter	Symbol	Min	Тур	Max	Unit
VIN Continuous Supply Voltage	VIN	-	13	-	V
PIN Continuous Supply Voltage	V _{PIN}	58	60	62	V
SNSNx LED Output Voltage	Voutx	3	-	54	V
Continuous Average LED Current	ILEDx	0.2	-	2.0	Α
ΔPeak LED Current	ΔILEDx_PEAK	-	-	1	Α
LED String Series Resister at V _{OUTx} = 30 V	RLEDx	-	2.4	-	Ω
Setting Switching Frequency	f _{SWx}	-	400	-	kHz
Dynamic Voltage Changed of LEDs	ΔV _{LEDx}	-	54	-	V
Transition Time for Dynamic Voltage Change of LEDs	TLEDx	-	25	-	μs
Ambient Temperature	Topr	-	25	-	°C

Design Procedure

1 Calculating Duty Cycle

Solve for the buck converter switching on-duty (D_{ONx}) and Max-on-duty (D_{ONx_MAX}) and Minimum-on-duty (D_{ONx_MIN}). SNSPx voltage is almost same with SNSNx voltage.

$$D_{ONx} = \frac{V_{SNSPx}}{V_{PIN}},$$

$$D_{ONx_{MAX}} = \frac{V_{SNSPx_{MAX}}}{V_{PIN_{MIN}}} = \frac{54}{58} = 0.931,$$

$$D_{ONx_MIN} = \frac{V_{SNSPx_MIN}}{V_{PIN_{MAX}}} = \frac{3}{62} = 0.0483$$

2 Calculating Minimum on-time and Minimum off-time

Solve for the buck converter switching on-time (T_{ONx}) and Minimum-on-time (T_{ONx_MIN}) and Minimum-off-time (T_{OFFx_MIN}).

$$T_{ONx} = \frac{D_{ONx}}{f_{SWx}},$$

$$T_{ONx_MIN} = \frac{D_{ONx_MIN}}{f_{SWx}} = \frac{0.0483}{400 \times 10^3} = 121 \times 10^{-9},$$

$$T_{OFFx_MIN} = \frac{1 - D_{ONx_MAX}}{f_{SWx}} = \frac{0.069}{400 \times 10^3} = 173 \times 10^{-9}$$

If $T_{ONx_{MIN}} \leq t_{SWxONMIN}$

Desired switching frequency (f_{SWx}) will be less than setting frequency and desired Average LED current ($I_{LEDxAVE}$) can be regulated.

If $T_{OFFx_MIN} \leq t_{SWxOFFMIN}$

Desired switching frequency (f_{SWx}) can be nearly fixed value and desired Average LED current (I_{LEDxAVE}) will be less than setting value.

Design Procedure – continued

3 LED Current Setting

Average LED current setting (ILEDXAVE) should be lower than maximum average LED current (ILEDXAVE_MAX) 2 A.

$$I_{LEDxAVE} = \frac{V_{SNSxAVE100\%H}}{R_{SNSx}} = \frac{0.1915}{R_{SNSx}} \le I_{LEDxAVE_MAX} = 2$$
$$R_{SNSx} \ge \frac{V_{SNSxAVE100\%H}}{I_{LEDxAVE_MAX}} = \frac{0.1915}{2} = 0.0958$$

Average LED current setting in the LIMP-HOME or STAND-ALONE mode should be lower than 2 A.

$$I_{LEDxAVE}(in the LIMP-HOME or the STAND-ALONE) = \frac{V_{SNSxAVE87\%H}}{R_{SNSx}} = \frac{0.1666}{R_{SNSx}} \le I_{LEDxAVE_MAX} = 2$$

4 Total LED Current Setting

Recommended Average LED current setting is less than 1.6 A, so that recommended tola LED current (ILEDXAVE_TOTAL) is less than 4.8 A for the BD18398RUV-M and 3.2 A for the BD18397RUV-M. Recommended tola LED current (ILEDXAVE_TOTAL) is less than 2.7 A for the BD18397/98EUV-M.

 $I_{LEDxAVE_TOTAL}$ (for the BD18397RUV-M) = $I_{LED1AVE}$ + $I_{LED2AVE} \le 3.2$ $I_{LEDxAVE_TOTAL}$ (for the BD18398RUV-M) = $I_{LED1AVE}$ + $I_{LED2AVE}$ + $I_{LED3AVE} \le 4.8$

$$\begin{split} I_{LED xAVE_TOTAL} (for the BD18397EUV-M) &= I_{LED1AVE} + I_{LED2AVE} \leq 2.7 \\ I_{LED xAVE_TOTAL} (for the BD18398EUV-M) &= I_{LED1AVE} + I_{LED2AVE} + I_{LED3AVE} \leq 2.7 \end{split}$$

If Average LED current setting of the CH 1 for the BD18398RUV-M is 2.0 A, Average LED current setting of the CH 2 and CH 3 needs lower setting than 1.4 A/channel.

5 Inductor Selection

The inductor is selected to meet recommended inductor peak to peak ripple ($\Delta I_{LPP} / I_{LEDxAVE_MAX}$) range (10 % to 100 %). For a stable LED current regulation, required minimum inductor ripple (ΔI_{LPP}_{MINx}) is more than 10 % (results in 19.1 mV ripple voltage between the SNSPx and SNSNx) to detect inductor bottom current, and required maximum inductor ripple current (ΔI_{LPP}_{MAX}) is less than 100 % (results in 200 mV ripple voltage between the SNSPx and the SNSNx) for nominal operation without detecting switch-overcurrent-protection (SWOCPx) and LED-current-protection (LOCPx).

$$\frac{\Delta I_{LPP_MAX}}{I_{LEDxAVE_MAX}} = \frac{V_{PIN_MAX}}{4 \times L \times f_{SWx} \times I_{LEDxAVE_MAX}}$$
$$= \frac{62}{4 \times 33 \times 10^{-6} \times 400 \times 10^{3} \times 2} = 0.587 \le 1$$

In case of the minimum off time.

$$\frac{\Delta I_{LPP_MIN1}}{I_{LEDxAVE_MAX}} = \frac{V_{SNSPx_MAX}}{L \times I_{LEDxAVE_MAX}} \times T_{OFFx_MIN}$$
$$= \frac{54}{33 \times 10^{-6} \times 2} \times 173 \times 10^{-9} = 0.141 \ge 0.10$$

In case of the minimum on time.

$$\frac{\Delta I_{LPP_MIN2}}{I_{LEDxAVE_MAX}} = \frac{V_{PIN_MAX} - V_{SNSPx_MIN}}{L \times I_{LEDxAVE_MAX}} \times T_{ONx_MIN}$$
$$= \frac{62 - 3}{33 \times 10^{-6} \times 2} \times 121 \times 10^{-9} = 0.108 \ge 0.10$$

Design Procedure - continued

6 Output Capacitor Selection

The minimum output capacitor (C_{OUTx_MIN}) is selected to meet continuous LED current (I_{LEDx}) over LEDs itself to fulfill the LED peak to peak current (I_{LEDx_PP}) is not more than twice the minimum LED current (I_{LEDx_MIN}). The maximum output capacitor (C_{OUTx_MAX}) will be selected to reduce LED peak current (ΔI_{LEDx_PEAK}) into LEDs by discharged capacitor energy over dynamic LED voltage changed (ΔV_{LEDx}).

$$\begin{split} I_{LEDx_PP} &\leq 2 \times I_{LEDx_MIN_} = 2 \times 0.2 = 0.4 \\ C_{OUTx_MIN} &= \frac{\Delta I_{LPP_MAX}}{8 \times f_{SWx} \times I_{LEDx_PP} \times R_{LEDx}} = \frac{0.587 \times 2}{8 \times 400 \times 10^3 \times 0.4 \times 2.4} \\ &= 0.38 \times 10^{-6} \\ C_{OUTx_MAX} &= \frac{\Delta I_{LEDx_PEAK}}{\Delta V_{LEDx}} \times T_{LEDx} = \frac{1}{54} \times 25 \times 10^{-6} = 0.46 \times 10^{-6} \\ &\rightarrow C_{OUTx} = 0.47 \times 10^{-6} \end{split}$$

7 Compensation Capacitor for Constant Current Mode (CC)

Recommended compensation capacitor (C_{COMPx}) and compensation network resister (R_{COMPx}) are selected for fast response against PWM dimming and dynamic voltage changed.

In case of 400 kHz switching frequency.

$$C_{COMPx} = 0.1 \times 10^{-6}$$
$$R_{COMPx} = 1 \times 10^{3}$$

In case of 2 MHz switching frequency, compensation network resister should not be used.

$$C_{COMPx} = 0.022 \times 10^{-6}$$
$$R_{COMPx} = 0$$

8 Compensation Capacitor for Constant Voltage Mode (CV)

Recommended compensation capacitor (C_{COMPx}) and compensation network resister (R_{COMPx}) are selected for fast response against load changed and total output capacitor (C_{OUTx}) should be increased to reduce voltage drop by load response.

In case of 400 kHz switching frequency.

 $C_{OUTx} = 10 \times 10^{-6}$ $C_{COMPx} = 0.1 \times 10^{-6}$ $R_{COMPx} = 1 \times 10^{3}$

Typical Application Examples




Figure 79. Application Circuit

Component Name	Component Value	Product Name	Manufacturer	
C _{PIN1}	4.7 µF	GCM32DC72A475KE02#_X7S_±10 %	Murata	
CPIN2	4.7 µF	GCM32DC72A475KE02#_X7S_±10 %	Murata	
Срілз	4.7 µF	GCM32DC72A475KE02#_X7S_±10 %	Murata	
CPIN4	4.7 µF	GCM32DC72A475KE02#_X7S_±10 %	Murata	
CPIN5	0.1 µF	GCJ188R72A104KA01#_X7R_±10 %	Murata	
CPIN6	0.1 µF	GCJ188R72A104KA01#_X7R_±10 %	Murata	
CPIN7	0.1 µF	GCJ188R72A104KA01#_X7R_±10 %	Murata	
CVIN	1.0 µF	GCM21BR71H105KA01#_X7R_±10 %	Murata	
C _{5VREG}	4.7 µF	GCM21BR71C475KA67#_X7R_±10 %	Murata	
C _{5VEXT}	4.7 µF	GCM21BR71C475KA67#_X7R_±10 %	Murata	
C _{COMPx}	0.1 µF	GCM188L81H104KA57#_X8L_±10 %	Murata	
Свтх	2.2 µF	GCM188C71A225KE01#_X7S_±10 %	Murata	
0	0.22 µF x 2 (CC mode)	GCM31MR72A224KA01#_X7R_±10 %	Murata	
Coutx	4.7 µF x 2 (CV mode)	GCM32DC72A475KE02#_X7S_±10 %	Murata	
RTON	51 kΩ	MCR03	ROHM	
_	0 Ω (CC mode)	MCR03	ROHM	
RCOMPX	4.7 kΩ (CV mode)	MCR03	ROHM	
R _{so}	4.7 kΩ	MCR03	ROHM	
RISNX	1 kΩ	MCR03	ROHM	
RISPX	1 kΩ	MCR03	ROHM	
Rsnsx	0.091 Ω	LTR18	ROHM	
R _{BTx}	4.7 Ω	MCR03	ROHM	
Routx	47 kΩ	MCR03	ROHM	
D	Open (CC mode)	-	-	
R _{ISx1}	47 kΩ (CV mode)	MCR03	ROHM	
D	10 kΩ (CC mode)	MCR03	ROHM	
R _{Isx2}	Open (CV mode)	-	-	
L _x	22 µH	XAL5050-223ME	Coil Craft	
D ₃	100 V, 2A	RB068MM100TF	ROHM	
EMHx	-	DTC144EE	ROHM	

Application Parts Choice Examples

Application Typical Waveforms

(Unless otherwise specified V_{IN} = 13 V, V_{PIN} = 60 V, V_{5VEXT} = 5 V)




Figure 80. ON Sequence $(C_{COMPx} = 0.1 \ \mu F)$

Figure 81. OFF Sequence $(C_{COMPx} = 0.1 \ \mu F)$





Figure 82. ON Sequence (C_{COMPx} = 10 nF) Figure 83. OFF Sequence (C_{COMPx} = 10 nF)

Application Typical Waveforms - continued

(Unless otherwise specified V_{IN} = 13 V, V_{PIN} = 60 V, V_{5VEXT} = 5 V)






Figure 84. Normal Operation

Figure 85. PWM Dimming Operation






Figure 86. Internal PWM Dimming (Rising Edge)


Figure 87. Internal PWM Dimming (Falling Edge)


Application Typical Waveforms - continued

(Unless otherwise specified V_{IN} = 13 V, V_{PIN} = 60 V, V_{5VEXT} = 5 V)













Figure 90. Output Short Circuit Fault (C_{COMPx} = 10 nF) Figure 91. Output Short Circuit Fault Recovery $(C_{COMPx} = 10 \text{ nF})$

Application Typical Waveforms - continued

(Unless otherwise specified V_{IN} = 13 V, V_{PIN} = 60 V, V_{5VEXT} = 5 V)







Figure 92. Output Open Circuit Fault $(C_{COMPx} = 0.1 \ \mu F)$







Figure 94. Output Open Circuit Fault (C_{COMPx} = 10 nF) Figure 95. Output Open Circuit Fault Recovery $(C_{COMPx} = 10 \text{ nF})$

Layout Example



Datasheet

Pin No.				Pin No.			
	HTSSOP -C48	Pin Name	I/O Equivalence Circuit		HTSSOP -C48	Pin Name	I/O Equivalence Circuit
2	23	SO/ FAULT_ B	SO/FAULT_B	3	22	CSB	SVREG
4	21	SCK		5	20	SI	
6 7 8	19 18 17	COMP1 (Note 1) COMP3 COMP2	SVREG	9 10	16 15	ISET/ PWM1 (Note 1) ISET/ PWM3	ISET/ PWM1, ISET/ PWM3 GND
11	14	ISET/ PWM2		13	12	TON	

I/O Equivalence Circuits

Pin No.		Dia		Pin No.		Б.	
HTSSOP -C48R	HTSSOP -C48	Pin Name	I/O Equivalence Circuit	HTSSOP -C48R	HTSSOP -C48	Pin Name	I/O Equivalence Circuit
14	11	5VREG		17 20 23 18 21 24	8 5 2 7 4 1	SNSP1 (Note 1) SNSP3 SNSP2 SNSN1 (Note 1) SNSN3 SNSN2	PIN
29,30 38,39 43,44 31 40 42	43,44 34,35 29,30 42 33 31	SW2 (Note 1) SW3 SW1 BOOT2 (Note 1) BOOT3 BOOT1	SVEXT	33	40	5VEXT	5VEXT

I/O Equivalence Circuits – continued

(Note 1) BD18397: COMP3, ISET/PWM3, SNSP3, SNSN3, SW3, BOOT3 = N.C.

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

Operational Notes – continued

10. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 96. Example of Monolithic IC Structure

11. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

12. Thermal Shutdown Circuit (TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's maximum junction temperature rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF power output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

13. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

14. Functional Safety

"ISO 26262 Process Compliant to Support ASIL-*"

A product that has been developed based on an ISO 26262 design process compliant to the ASIL level described in the datasheet.

"Safety Mechanism is Implemented to Support Functional Safety (ASIL-*)"


A product that has implemented safety mechanism to meet ASIL level requirements described in the datasheet.

"Functional Safety Supportive Automotive Products"


A product that has been developed for automotive use and is capable of supporting safety analysis with regard to the functional safety.

Note: "ASIL-*" is stands for the ratings of "ASIL-A", "-B", "-C" or "-D" specified by each product's datasheet.

Ordering Information





Marking Diagrams



Lineup

Output Channel	Part Number Marking	Package	Orderable Part Number
) ab	BD18397	HTSSOP-C48R	BD18397RUV-ME2
2 ch	BD18397EUV	HTSSOP-C48	BD18397EUV-ME2
2 ab	BD18398	HTSSOP-C48R	BD18398RUV-ME2
3 ch	BD18398EUV	HTSSOP-C48	BD18398EUV-ME2





Pocket Quadrants

Reel

Direction of feed

Revision History

Date	Revision	Changes
15.Feb.2022	001	New Release
01.Mar.2023	002	Adding Lineup Before: BD18397RUV-M, BD18398RUV-M After: BD18397RUV-M, BD18398RUV-M, BD18397EUV-M, BD18398EUV-M P1 updating Key Specification LED Output Voltage Range Before: 2 V to 60 V P1 updating Typical Application Circuit Figure 1. Typical Application Connecting senders and boot strap capacitor After: Connecting series resister and boot strap capacitor SW1, SW2, SW3 Adding description: Connecting schottky barrier diode to the SW3 pin. SVREG Before: 2.2 μF After: 4.7 μF SVEXT Before: 2.2 μF After: 4.7 μF P4 updating Book Diagram Figure 4. Block Diagram P6 updating Thermal Resistance Adding item: HTSSOP-048 for BD1839xEUV-M P7 updating Recommended Operating Conditions Note 2 Before: Schottky Barrier Diodes between After: Schottky Barrier Diodes should be needed between Adding item: RTx and Note 2 P8 updating Recommended Setting Parts Range Adding item: Resisting Ve _{PN} and V _{SNNPx} voltage. P8 updating Description of Blocks > Buck Converter LED Current Regulation Before: by the real time sensing Ve _{PN} and V _{SNNPx} voltage. P15 updating Description of Blocks > LED Current Setting (Current Sense) Figure 7. LED Current Setting P16 updating Description of Blocks > DCDC Switching Frequency Toxa Before: k / (TONx[5:0] +1) x RTox x V _{SNNPx} / Ve _{PN} x 10 ⁻⁶ + 20 x 10 ⁻⁹ After: k / (K/ (TONx[5:0] +1) x RTox x V _{SNNPx} / Ve _{PN} x 10 ⁻⁶ + 20 x 10 ⁻⁹

Revision History – continued

Date	Revision	Changes
Date	Revision	 P20 updating Description of Blocks > Bootstrap Charge Adding description: When turning on the corresponding channel, the output voltage must be sufficiently discharged (V_{OUTx} < 1.5 V) before turning on the corresponding channel (CHONx = 1) to ensure that the bootstrap voltage is above the recommended operating voltage (V_{BTSWx} > 3.5 V). P24 updating Description of Blocks > Abnormal Detection/Protection Function 5VREG 5VEXT UVLO Before: V5VREG ≥ 4.5 V or V5VEXT ≥ 4.5 V After: V5VREG ≥ 4.2 V or V5VEXT ≥ 4.2 V P25 updating Description of Blocks > Under Voltage Locked Out (UVLO) Before: When detecting a UVLO by the V_{IN} or V_{5VREG} or V_{5VEXT}, After: When detecting a UVLO by the V_{IN} or V_{5VREG} or V_{5VEXT} or V_{PIN}, P26 updating Description of Blocks > SW Over Current Protection (SWOCPx) Figure 20. SW Over Current Protection Waveform P27 updating Description of Blocks > LED Open Detection
01.Mar.2023	002	 Figure 21. LED Open Detection Waveform P28 updating Description of Blocks > LED Short to GND Detection Figure 22. LED Short to GND Detection Waveform P31 updating Description of Blocks > SPI Protocol and AC Electrical Characteristics Adding description: SI data is outputted with 24 bits shift from SO/FAULT_B.
		SO/FAULT_B keeps Hi-z when CSB = high. P33 updating Description of Blocks > SPI Protocol and AC Electrical Characteristics > SPI AC Timing Adding item: NOTE (Countermeasure of Noise) Adding item: Figure 29. Countermeasure of Noise
		P34 updating Description of Blocks > SPI Protocol and AC Electrical Characteristics > SPI Protocol > CRC Adding description: (It doesn't change value until '1' input because initial 0. (The result of "0111111111111111111111111111111111111
		P41 updating Description of Blocks > Register > Description of Registers initial value of Address 0x00: SYSSET Before: initial value 0x00 After: initial value 0x40
		P43 updating Description of Blocks > Register > Description of Registers Description of Address 0x03: DIMSET bit[7] PHEN Before: as shown in Figure 41. After: as shown in Figure 44.
		P44 updating Description of Blocks > Register > Description of Registers Description of Address 0x04 & 0x05 Removing description: If you want to change value during dimming, WLOCK function can be used.

vision History –	continued	
Date	Revision	Changes
		P45 updating Description of Blocks > Register > Description of Registers Table 15. DC/DC GM Amplifier Trans Conductance Setting GM1[1:0] = 0 Before: 1200 After: 1360 GM1[1:0] = 1 Before: 750
		After: 870 GM1[1:0] = 2 Before: 430
		After: 530 GM1[1:0] = 3 Before: 240 After: 300
		P57 updating Sequence > Start-up and Turn-off Sequence > Error Sequence for "WDT Error" Description of Error Sequence for "WDT Error" ①
		Removing description: and SO/FAULT_B output is set to low
		P66 updating Design Procedure > Total LED Current Setting Adding description and formula for BD1839xEUV-M
		P66 updating Design Procedure >Inductor Selection Before: in case of the minimum on time After: in case of the minimum off time
01.Mar.2023	002	Before: in case of the maximum on time After: in case of the minimum on time
		P68 updating Typical Application Examples Figure 79. Application Circuit
		P69 updating Application Parts Choice Example
		C _{OUTx} Before: 10 μF, GCM31MR72A224KA01#_X7R_±10 % After: 4.7 μF x 2, GCM32DC72A475KE02#_X7S_±10 %
		Lx Before: XAL8050-223ME After: XAL5050-223M
		D ₃ Before: RB068LAM100 After: RB068MM100TF
		Adding item: R _{BTx}
		P74 updating Layout Example
		P75 updating I/O Equivalence Circuits Adding item: New package Pin No.
		P79 updating Ordering Information and Marking Diagram and Lineup Adding item: HTSSOP-C48 for BD1839xEUV-M
		P81 updating Physical Dimension and Packing Information Adding item: HTSSOP-C48 for BD1839xEUV-M

Revision History – continued

Notice

Precaution on using ROHM Products

 If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

JAPAN	USA	EU	CHINA	
CLASSII	CLASSⅢ	CLASS II b		
CLASSⅣ	CLASSI	CLASSII	CLASSⅢ	

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:

[a] Installation of protection circuits or other protective devices to improve system safety

[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure

- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.