RP510L Series

## 4 A Forced PWM Step-down DC/DC Converter with Synchronous Rectifier

No. EA-366-190515

## OVERVIEW

The RP510L is a low input voltage step-down DC/DC converter that operates from 2.5 V to 5.5 V and provides up to 4 A of output current ${ }^{(1)}$. It is suitable for power supply of SoC (System-on-a-chip). It is also available in a foldback type overcurrent protection which automatically recovers to the normal state after the cause of overcurrent is removed.

## KEY BENEFITS

- The realization of the high-density mounting by the adoption of a small package DFN3030-12.
- A simplification of the power sequencing by power-good and adjustable soft-start functions.
- Selectable overcurrent protection: Latch type or Foldback type.


## KEY SPECIFICATIONS

## TYPICAL CHARACTERISTICS

- Operating Temperature Range: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Output Voltage Range ${ }^{(2)}: 0.8 \mathrm{~V}$ to 3.3 V
- Output Voltage Accuracy ${ }^{(3)}: \pm 1 \%\left(\mathrm{~V}_{\text {SET }} \geq 1.2 \mathrm{~V}\right)$, $\pm 12 \mathrm{mV}\left(\mathrm{V}_{\mathrm{SET}}<1.2 \mathrm{~V}\right)$
- Feedback Voltage Accuracy ${ }^{(4)}: \pm 6 \mathrm{mV}\left(\mathrm{V}_{\mathrm{FB}}=0.6 \mathrm{~V}\right)$
- Output/Feedback Voltage Temperature Coefficient: $\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- Standby Current: Typ.0.35 $\mu \mathrm{A}$ (RP510LxxN) Typ. $0.01 \mu \mathrm{~A}$ or less (RP510LxxG/H/J)
- Oscillator Frequency: Typ. 2.3 MHz
- Built-in Driver On-resistance (Pch./Nch.): Typ. $0.04 \Omega\left(\mathrm{~V}_{\mathbb{I N}}=3.6 \mathrm{~V}\right)$
- Maximum Duty Cycle: Min. 100\%

Vout $=1.2 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=3.3 \mathrm{~V} / 5.0 \mathrm{~V}\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$


- Minimum On Time: Typ. 55 ns
- Protection Features: UVLO, LX Peak Current Limit, Overcurrent protection (Latch/Foldback type), and Thermal shutdown.


## TYPICAL APPLICATION CIRCUIT

PACKAGE


## RP510L001G/1H/4G/4H (Adjustable Output Voltage Type)

## APPLICATIONS

- POL (Point of Load) Converter, and Micro-processor Power Supply with using Battery
- Server, Networking Equipment, FPGA, and DSP

[^0]
## RP510L

No. EA-366-190515

## SELECTION GUIDE

The set output voltage, the output voltage type, the auto-discharge function ${ }^{(1)}$, and the protection type are userselectable options.

## Selection Guide

| Product Name | Package | Quantity per Reel | Pb Free | Halogen Free |
| :---: | :---: | :---: | :---: | :---: |
| RP510Lxx\$\$-TR | DFN3030-12 | $3,000 \mathrm{pcs}$ | Yes | Yes |

xx: Set Output Voltage (Vset).
Fixed Output Voltage Type: $08(0.8 \mathrm{~V}), 10(1.0 \mathrm{~V}), 11(1.1 \mathrm{~V}), 12(1.2 \mathrm{~V}), 13(1.3 \mathrm{~V}), 15(1.5 \mathrm{~V})$, 18 (1.8 V), $30(3.0 \mathrm{~V}), 33(3.3 \mathrm{~V})$
Adjustable Output Voltage Type: 00 ( 0.8 V to 3.3 V )

| Version | Output Voltage Type | Auto-discharge Function | Oscillator Frequency | Protection Type |
| :---: | :---: | :---: | :---: | :---: |
| RP510Lxx1G | Fixed | No | 2.3 MHz | Latch |
| RP510Lxx1H | Fixed | Yes |  |  |
| RP510L001J | Adjustable | No |  |  |
| RP510L001N |  | Yes |  |  |
| RP510Lxx4G | Fixed | No |  | Foldback |
| RP510Lxx4H |  | Yes |  |  |
| RP510L004J | Adjustable | No |  |  |
| RP510L004N |  | Yes |  |  |

$\qquad$
${ }^{(1)}$ Auto-discharge function quickly lowers the output voltage to 0 V , when the chip enable signal is switched from the active mode to the standby mode, by releasing the electrical charge accumulated in the external capacitor.

## BLOCK DIAGRAM

## RP510Lxx1G/4G/1H/4H (Fixed Output Voltage Type)



RP510Lxx1G/ 4G Block Diagram


RP510Lxx1H/ 4H Block Diagram

Nisshinbo Micro Devices Inc.

## RP510L

No. EA-366-190515

## RP510L001J/4J/1N/4N (Adjustable Output Voltage Type)



## PIN DESCRIPTION

Top View


Bottom View


DFN3030-12 Pin Configurations

| DFN3030-12 Pin Description |  |  |
| :---: | :---: | :--- |
| Pin No. | Pin Name | Description |
| 1 | PVIN $^{(1)}$ | Input Voltage Pin |
| 2 | PVIN $^{(1)}$ | Input Voltage Pin |
| 3 | AVIN $^{(2)}$ | Input Voltage Pin |
| 4 | PG | Power Good Pin, NMOS Open-drain |
| 5 | CE | Chip Enable Pin, Active-high |
| 6 | TSS | Soft-start Pin |
| 7 | VOUT/ VFB $^{2}$ | Output Voltage Pin / Feedback Voltage Pin |
| 8 | AGND ${ }^{(3)}$ | Analog Ground Pin |
| 9 | PGND ${ }^{(3)}$ | Power Ground Pin |
| 10 | PGND ${ }^{(3)}$ | Power Ground Pin |
| 11 | LX | Switching Pin |
| 12 | LX | Switching Pin |

* The tab on the bottom of the package must be connected to the ground plane on the board to enhance thermal performance.

[^1]
## RP510L

No. EA-366-190515

## ABSOLUTE MAXIMUM RATINGS

| Absolute Maximum Ratings |  |  |  | (AGND = PGND = 0 V ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter |  |  | Rating | Unit |
| VIN | A/PVIN Pin Voltage |  |  | -0.3 to 6.5 | V |
| VLx | LX Pin Voltage |  |  | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{V}_{\text {ce }}$ | CE Pin Voltage |  |  | -0.3 to 6.5 | V |
| $\mathrm{V}_{\text {Out }} / \mathrm{V}_{\text {FB }}$ | Output Voltage / Feedback Voltage |  |  | -0.3 to 6.5 | V |
| VPG | PG Pin Voltage |  |  | -0.3 to 6.5 | V |
| $\mathrm{V}_{\text {TSS }}$ | TSS Pin Voltage |  |  | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| PD | Power Dissipation ${ }^{(1)}$ | DFN3030-12 | JEDEC STD. 51-7 | 3400 | mW |
| Tj | Junction Temperature Range |  |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature Range |  |  | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause permanent damage and may degrade the life time and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings are not assured.

## RECOMMENDED OPERATING CONDITIONS

## Recommended Operating Conditions

| Symbol | Parameter | Rating | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | Input Voltage | 2.5 to 5.5 | V |
| Ta | Operating Temperature Range | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if they are used over such conditions by momentary electronic noise or surge. And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.

[^2]
## ELECTRICAL CHARACTERISTICS

The specifications surrounded by $\square$ are guaranteed by design engineering at $-40^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 85^{\circ} \mathrm{C}$.
RP510Lxx1/4 Electrical Caharacteristics
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Test Conditions/Comments |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Istandby | Standby Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CE}}=0 \mathrm{~V} \end{aligned}$ | RP510LxxxN |  | 0.35 | 15.5 | $\mu \mathrm{A}$ |
|  |  |  | RP510LxxxG/H/J |  | 0.01 | 7.5 |  |
| Rce | CE Pin Pull-down Resistance |  |  |  | 1 |  | $\mathrm{M} \Omega$ |
| Icel | CE Pin Input Current, Low | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {CE }}=0 \mathrm{~V}$ |  | -1 | 0 | 1 | $\mu \mathrm{A}$ |
| Ilxleakh | LX Pin Leakage Current, High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{LX}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {CE }}=0 \mathrm{~V}$ |  | -1 | 0 | 3 | $\mu \mathrm{A}$ |
| Ilxleakl | LX Pin Leakage Current, Low | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{LX}}=0 \mathrm{~V}$ |  | -10 | 0 | 1 | $\mu \mathrm{A}$ |
| Vсен | CE Pin Input Voltage, High | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  | 1.0 |  |  | V |
| Vcel | CE Pin Input Voltage, Low | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |  |  |  | 0.4 | V |
| tstart1 | Soft-start Time1 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CE}}=3.6 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{SET}}+1 \mathrm{~V}, \\ & \mathrm{TSS}=\mathrm{OPEN} \end{aligned}$ |  | 75 | 150 | 300 | $\mu \mathrm{s}$ |
| tstart2 | Soft-start Time2 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CE}}=3.6 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{SET}}+1 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{SS}}=0.1 \mu \mathrm{~F} \end{aligned}$ |  | 15 | 30 | 45 | ms |
| ILxLim | LX Current Limit | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CE }}=3.6 \mathrm{~V}$ or $\mathrm{V}_{\text {SET }}+1 \mathrm{~V}$ |  | 5000 | 6500 |  | mA |
| tprot | Protection Delay Time | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CE }}=3.6 \mathrm{~V}$ or $\mathrm{V}_{\text {SET }}+1 \mathrm{~V}$ |  | 0.5 | 1.5 | 5 | ms |
| Vuvlo1 | UVLO Threshold Voltage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CE, }}$, Falling |  | 2.1 | 2.2 | 2.3 | V |
| Vuvloz |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CE, }}$, Rising |  | 2.2 | 2.3 | 2.4 | V |
| TTSD | Thermal Shutdown Threshold Temperature, Detection | Tj, Rising |  |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| TTSR | Thermal Shutdown Threshold Temperature, Release | Tj, Falling |  |  | 115 |  | ${ }^{\circ} \mathrm{C}$ |
| Rpgdis | PG Pin Low Output ON Resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V} \end{aligned}$ |  |  | 45 |  | $\Omega$ |
| fosc | Oscillation Frequency | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CE }}=3.6 \mathrm{~V}$ or $\mathrm{V}_{\text {SET }}+1 \mathrm{~V}$ |  | 2.00 | 2.3 | 2.50 | MHz |

All test items listed under Electrical Characteristics are done under the pulse load condition $\left(\mathrm{Tj} \approx \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$.

## RP510L

No. EA-366-190515

The specifications surrounded by $\square$ are guaranteed by design engineering at $-40^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 85^{\circ} \mathrm{C}$.

RP510Lxx1G/1H/4G/4H Electrical Characteristics: Fixed Output Voltage Type
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Test Conditions/Comments |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vout | Output Voltage | $\begin{aligned} & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CE}}=3.6 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\text {SET }}+1 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {SET }} \geq 1.2 \mathrm{~V}$ | x0.99 |  | x1.01 | V |
|  |  |  |  | $\times 0.98$ |  | x1.02 |  |
|  |  |  | $\mathrm{V}_{\text {SET }}<1.2 \mathrm{~V}$ | -0.012 |  | 0.012 |  |
|  |  |  |  | -0.024 |  | 0.024 |  |
| Iss | Supply Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {ce }}=5.5 \mathrm{~V}$ |  |  | 800 |  | $\mu \mathrm{A}$ |
| Ivoutl | VOUT Pin Current, Low | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {Ce }}=\mathrm{V}_{\text {OUt }}=0 \mathrm{~V}$ |  | -1 | 0 | 1 | $\mu \mathrm{A}$ |
| Vovd | OVD Voltage | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{SET}} \\ \times 1.2 \end{gathered}$ |  | V |
| Vuvd | UVD Voltage | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ |  |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{SET}} \\ \times 0.8 \end{gathered}$ |  | V |

RP510Lxx1G/4G: Auto-discharge Function Not Included

| Ivouth | VOUT Pin Current, High | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {CE }}=0 \mathrm{~V}$ | -1 | 0 | 1 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RP510Lxx1H/4H: Auto-discharge Function Included |  |  |  |  |  |  |
| Rvoutdis | VOUT Pin Discharge NMOS ON-resistance | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {ce }}=0 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=0.5 \mathrm{~V}$ |  | 45 |  | $\Omega$ |

RP510L001J/1N/4J/4N Electrical Characteristics: Adjustable Output Voltage Type

| Symbol | Parameter | Test Conditions/Comments | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {FB }}$ | Feedback Voltage | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CE }}=3.6 \mathrm{~V}$ | 0.594 | 0.600 | 0.606 | V |
|  |  |  | 0.588 | 0.600 | 0.612 |  |
| Iss | Supply Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CE }}=5.5 \mathrm{~V}$ |  | 800 |  | $\mu \mathrm{A}$ |
| Ivfbi | VFB Pin Current, High | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{FB}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CE}}=0 \mathrm{~V}$ | -1 | 0 | 1 | $\mu \mathrm{A}$ |
| Ivfbl | VFB Pin Current, Low | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CE}}=\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | -1 | 0 | 1 | $\mu \mathrm{A}$ |
| Vovo | OVD Voltage | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ |  | 0.72 |  | V |
| Vuvd | UVD Voltage | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ |  | 0.48 |  | V |
| RP510L001N/4N: Auto-discharge Function Included |  |  |  |  |  |  |
| Rlxdis | LX Pin Discharge NMOS ON-resistance | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {CE }}=0 \mathrm{~V}, \mathrm{~L}_{\text {x }}=0.5 \mathrm{~V}$ |  | 65 |  | $\Omega$ |

All test items listed under Electrical Characteristics are done under the pulse load condition ( $\mathrm{Tj} \approx \mathrm{Ta}=25^{\circ} \mathrm{C}$ ).

The specifications surrounded by $\square$ are guaranteed by design engineering at $-40^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 85^{\circ} \mathrm{C}$.

RP510Lxx1G/1H/4G/4H Electrical Characteristics: Fixed Output Voltage Type

| Product Name | Vout [V] |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | ---: |
|  | Ta $=\mathbf{2 5}{ }^{\circ} \mathbf{C}$ |  |  | $\mathbf{- 4 0}{ }^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 85^{\circ} \mathrm{C}$ |  |  |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| RP510x08xx | 0.788 | 0.800 | 0.812 | 0.776 | 0.800 | 0.824 |
| RP510x10xx | 0.988 | 1.000 | 1.012 | 0.976 | 1.000 | 1.024 |
| RP510x11xx | 1.088 | 1.100 | 1.112 | 1.076 | 1.100 | 1.124 |
| RP510x12xx | 1.188 | 1.200 | 1.212 | 1.176 | 1.200 | 1.224 |
| RP510x13xx | 1.287 | 1.300 | 1.313 | 1.274 | 1.300 | 1.326 |
| RP510x15xx | 1.485 | 1.500 | 1.515 | 1.470 | 1.500 | 1.530 |
| RP510x18xx | 1.782 | 1.800 | 1.818 | 1.764 | 1.800 | 1.836 |
| RP510x30xx | 2.970 | 3.000 | 3.030 | 2.940 | 3.000 | 3.060 |
| RP510x33xx | 3.267 | 3.300 | 3.333 | 3.234 | 3.300 | 3.366 |

## RP510L

No. EA-366-190515

## THEORY OF OPERATION

## Soft-start

## Starting-up with CE Pin

The device starts to operate when the CE pin voltage ( $\mathrm{V}_{C E}$ ) exceeds the threshold voltage. The threshold voltage is preset between CE "High" input voltage ( $\mathrm{V}_{\text {CEH }}$ ) and CE "Low" input voltage ( $\mathrm{V}_{\mathrm{CEL}}$ ). The soft-start circuit also starts to operate after the device start-up. Then, after a certain period of time, the reference voltage ( $\mathrm{V}_{\text {REF }}$ ) in the device gradually increases up to the specified value.
Notes: Soft-start time (tstart) ${ }^{(1)}$ might not be always equal to an actual turn-on speed of the output voltage. Please note that the turn-on speed could be affected by the power supply capacity, the output current, the inductance value, and the Cout value.


Timing Chart when Starting-up with CE Pin

## Starting-up with Power Supply

After the power-on, the device starts to operate when $\mathrm{V}_{\mathrm{IN}}$ exceeds the UVLO released voltage (Vuvloz). The soft-start circuit also starts to operate. Then after a certain period of time, VREF gradually increases up to the specified value. Please note that the turn-on speed of Vout could be affected by the following conditions.

1. Power supply capacity and Turn-on speed of Vin determined by Cin
2. Values of Inductor, Capacitor and Output current


Timing Chart when Starting-up with Power Supply
${ }^{(1)}$ Soft-start time ( $\mathrm{t}_{\text {START }}$ ) indicates the duration until the reference voltage ( $\mathrm{V}_{\mathrm{REF}}$ ) reaches the specified voltage after softstart circuit's activation.

## Soft-start Time Adjustment

Soft-start time (tstart) of the RP510L is adjustable by connecting a soft-start time adjustment capacitor (Css) between the TSS pin and GND. tstart can be set from Typ. 0.15 ms as a lower limit. As the figure below shows, tstart is Typ. 30 ms when $\mathrm{Css}^{2}$ is $0.1 \mu \mathrm{~F}$. If not requiring to adjust tstart, tstart is set to 0.15 ms (Typ.) by making the TSS pin open. The capacitance value for required soft-start time (tstart) can be calculated by the following equation.

Css $[\mathrm{nF}]=3.5 \times$ tstart $[\mathrm{ms}]$


Soft-start Time (tstart) vs. Soft-start Time Adjustment Capacitor (Css)

## Power Good Function

If any condition as follows is detected, power good function with using Nch. open drain turns Nch. transistor ON and switches the PG pin to "Low". After the condition is removed, the power good function turns Nch. transistor OFF and switches the PG pin back to "High". The time until the Nch. transistor is turned OFF includes the release delay time of 0.05 ms (Typ.).

- CE = "L" (Shutdown)
- UVLO
- Thermal Shutdown
- Over Voltage Detection (Typ.):

Vout $>\mathrm{V}_{\text {SET }} \times 1.2 \mathrm{~V}\left(\right.$ RP510Lxx1G/1H/4G/4H) or $\mathrm{V}_{\mathrm{FB}}>0.72 \mathrm{~V}(\mathrm{RP} 510 \mathrm{~L} 001 \mathrm{~J} / 1 \mathrm{~N} / 4 \mathrm{~J} / 4 \mathrm{~N})$

- Under Voltage Detection (Typ.):
$V_{\text {Out }}<\mathrm{V}_{\text {SET }}$ X $0.8 \mathrm{~V}(\mathrm{RP} 510 \mathrm{Lxx} 1 \mathrm{G} / 1 \mathrm{H} / 4 \mathrm{G} / 4 \mathrm{H})$ or $\mathrm{V}_{\mathrm{FB}}<0.48 \mathrm{~V}(\mathrm{RP} 510 \mathrm{~L} 001 \mathrm{~J} / 1 \mathrm{~N} / 4 \mathrm{~J} / 4 \mathrm{~N})$
- During the Latch Type Protecting operation

Notes: When using the power good function, the resistance of PG pin ( $\mathrm{R}_{\mathrm{PG}}$ ) should be between $10 \mathrm{k} \Omega$ to 100 $k \Omega$. The PG pin must be open or connected to GND if the power good function is not used.

## RP510L

No. EA-366-190515

## Under Voltage Lockout (UVLO)

If $\mathrm{V}_{\text {IN }}$ becomes lower than $\mathrm{V}_{\text {SET }}$, the step-down DC/DC converter stops the switching operation and ON duty becomes 100\%, and then Vout gradually drops according to Vin.
If the VIN drops more and becomes lower than the UVLO detector threshold (VuVLO1), the UVLO circuit starts to operate, Vref stops, and Pch. and Nch. built-in transistors become the OFF state. As a result, Vout drops according to the Cout capacitance value and the load.

To restart the operation, $\mathrm{V}_{\mathrm{IN}}$ is required to be higher than $\mathrm{V}_{\text {uvlo2. }}$ The timing chart below shows the voltage shifts of $V_{\text {REF }}$, $V_{\text {LX }}$ and Vout in response to variation of the VIN value.

Notes: Falling edge (operating) and rising edge (releasing) waveforms of Vout might be affected by the initial voltage of Cout and the output current of Vout.


Timing Chart with Variations in Input Voltage (Vin)

## Current limit Function

Current limit circuit supervises the inductor current flowing through the Pch. transistor in each switching cycle. If the current exceeds the LX current limit (lıxıı, Typ.6.5 A), a Pch. transistor is turned off and the upper limit of the inductor peak current is imposed.

## Latch Type Protection (RP510Lxx1G/1H, RP510L001J/1N)

Latch type protection circuit latches Pch. and Nch. transistors in the OFF state and stops the operation of the step-down DC/DC converter when the over current status or the output voltage (Vout)/ the feedback voltage $\left(\mathrm{V}_{\mathrm{FB}}\right)$ being dropped to the half of the setting voltage due to shorting continues for the protection delay time (tprot). To release the latch type protection circuit, restart the device by inputting "Low" signal to the CE pin or making the supply voltage lower than Vuvloi.


Protection Delay Time

The timing chart below shows the voltage shift of $V_{C E}, V_{L x}$ and $V_{\text {out }}$ when the device status is changed by the following orders: $\mathrm{V}_{\text {IN }}$ rising $\rightarrow$ stable operation $\rightarrow$ high load $\rightarrow$ CE reset $\rightarrow$ stable operation $\rightarrow$ Vin falling $\rightarrow$ Vin recovering (UVLO reset) $\rightarrow$ stable operation.
(1)(2) If the overcurrent flows through the circuit or the device goes into low Vout condition due to short-circuit or other reasons, the latch type protection circuit latches Pch. and Nch. transistors in the OFF state after tprot. Then, Vlx becomes "Low" and Vout turns OFF.
(3) The latch type protection circuit is released by CE reset, which puts the device into "Low" once with the CE pin and back into "High".
(4) The latch type protection circuit is released by UVLO reset, which makes Vin lower than Vuvloi.


Timing Chart

## RP510L

No. EA-366-190515

## Foldback Protection (RP510Lxx4G/4H, RP510L004J/4N)

If the device is in a state where an overcurrent is detected during protection delay time (tpRot) or a state where the output voltage (VOUT) or the feedback voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) becomes lower than UVD detector threshold (VuvD) over about $20 \mu \mathrm{sec}$ while the overcurrent is caused by an output short-circuit, the foldback protection is enabled. During the foldback protection, the inductor current is set to the upper limit of $1 / 2$ of LX limit current (llxum) and the lower limit of OmA. During the foldback protection, the device alternately operates the following Pch. and Nch. transistor as follows: the Pch. transistor is turned ON until the inductor current reach the upper limit and the Nch. transistor is turned ON until the inductor current reach OmA. Therefore, the switching frequency is decreased and the upper limit of the output current (lout_SHORT) during the foldback protection is limited to a current value calculated by the following equation.

```
lout_SHort = Ilxlim / 4
```

When the short-circuit and the overcurrent states are released and the output current (lout) becomes less than lout_short, the output voltage reaches the set output voltage. Then, the foldback protection is released. And also, the foldback protection is released when the device is reset by inputting CE pin to "Low" or by decreasing the input voltage to less than the UVLO detector threshold (VuVLo1). If the foldback protection occurs by the short-circuit and the overcurrent states when lout exceed lout_short, the device might not return to a normal state even if their states are released. Release of the foldback protection is required to reduce lout less than lout_short or reset the device.


Foldback Protection Timing Chart at Low Output Voltage

Note: The current limit function and the overcurrent limit protection of the latch / foldback type, as described above, becomes possible to provide a high degree of safety to the device, not to secure reliability. And, Ilxum and tprot could be easily affected by self-heating or ambient environment. If the Vin drops dramatically or becomes unstable due to short-circuit, protection operation and tprot could be affected.

## Reverse Current Limit Function

The reverse current limit function supervises the current on the Nch. transistor in every switching. When an overcurrent more than the threshold current (Typ. -2.0 A) occur, the Nch. transistor is turned off to limit a lower of the inductor current. On the heavy-to-light load transient, the reverse current limit function may occur by the overcurrent. If this limit function occur, the reduction of the output voltage overshoot by reverse current will be limited.

## RP510L

No. EA-366-190515

## APPLICATION INFORMATION



RP510Lxx1G/1H/4G/4H (Fixed Output Voltage Type) Typical Application Circuit

Conditions: Power Good disabled, Soft-start time of $150 \mu \mathrm{~s}$


RP510L001J/1N/4J/4N (Adjustable Output Voltage Type) Typical Application Circuit

Recommended External Components

| Symbol | Descriptions |
| :---: | :--- |
| $\mathrm{C}_{\text {IN }}$ | $22 \mu$ F, Ceramic Capacitor, <br> CGA5L1X7R0J226M160AC (TDK) / C2012X6S0J226M125AB (TDK) |
| Cout | $22 \mu$ F x 2, Ceramic Capacitor, <br> CGA5L1X7R0J226M160AC (TDK) / C2012X6S0J226M125AB (TDK) |
| L | $1.0 \mu \mathrm{H}$, Inductor, <br> CLF7045NIT-1R0N-D (TDK) / SPM4012T-1R0M-LR (TDK) / VLS3012HBX-1R0M (TDK) |

## Cautions in selecting external components

- Choose a low ESR ceramic capacitor. The input capacitor (CII) between PVIN and PGND should be more than $22 \mu \mathrm{~F}$, and the output capacitor (Cout) should be used by two or more parallel connection with ceramic capacitor of $22 \mu \mathrm{~F}$.
- The phase compensation of this device is designed according to the Cout and $L$ values. The inductance value of an inductor should be $1.0 \mu \mathrm{H}$ to gain stability.
- Choose an inductor that has small DC resistance, has enough permissible current and is hard to cause magnetic saturation. If the inductance value of the inductor becomes extremely small under the load conditions, the peak current of LX may increase along with the load current. As a result, the overcurrent protection circuit may start to operate when the peak current of LX reaches to LX limit current. Therefore, choose an inductor with consideration for the value of ILxmax. See the following page of Calculation Conditions of LX Pin Maximum Output Current (ILXMAX).
- As for the adjustable output voltage type (RP510L001J/1N/4J/4N), the output voltage (Vout) is adjustable by changing the resistance values of R1 and R2.
$V_{S E T}{ }^{(1)}=V_{F B} \times(R 1+R 2) / R 2,\left(0.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{SET}} \leq 3.3 \mathrm{~V}\right)$
If $R 2$ are too large, the impedance of $\mathrm{V}_{\text {FB }}$ also become large, as a result, the device could be easily affected by noise. For this reason, R2 should be $30 \mathrm{k} \Omega$ or less. If the operation becomes unstable dues to the high impedances, the impedances should be decreased.
C1 can be calculated by the following equation. Please use the value close to the calculation result.
$\mathrm{C} 1=5 \times 10^{-7} / \mathrm{R} 2[\mathrm{~F}]$
The recommended component values for R1, R2, and C1 are as follows.
Set Output Voltage (V $\mathrm{V}_{\text {SET }}$ ) vs. Resistor (R1, R2), Capacitor (C1)

| Set Output Voltage <br> V SET $^{\text {[V] }}$ | Resistor [k $]$ ] |  | Capacitor [pF] |
| :---: | :---: | :---: | :---: |
|  | R1 | R2 | C1 |
| $\mathbf{0 . 8}$ | 10 | 30 | 16 |
| 1.2 | 20 | 20 | 25 |
| 1.8 | 40 | 20 | 25 |
| 2.5 | 95 | 30 | 16 |
| 3.3 | 90 | 20 | 25 |

[^3]
## RP510L

No. EA-366-190515

## Calculation Conditions of LX Pin Maximum Output Current (Iıxмах)

The following equations explain the relationship to determine lıxmax at the ideal operation of the device in continuous mode.

IRP : Ripple Current P-P value
Ronp/ Ronn: ON resistance of Pch. / Nch. transistor
$R_{\mathrm{L}}$ : DC resistance of the inductor

First, when the Pch. transistor is "ON", Equation 1 is satisfied.
$V_{\text {IN }}=V_{\text {OUT }}+\left(R_{\text {ONP }}+R_{\text {L }}\right) \times$ Iout $+L \times I_{\text {RP }} /$ toN
Equation 1

Second, when the Pch. transistor is "OFF" (the Nch. transistor is "ON"), Equation 2 is satisfied.
$\mathrm{L} \times \mathrm{I}_{\mathrm{RP}} /$ toff $=$ Ronn $\times$ lout $+\mathrm{V}_{\text {OUT }}+\mathrm{R}_{\mathrm{L}} \times$ lout
Equation 2

Put Equation 2 into Equation 1 to solve ON duty of the Pch. transistor (Don $=$ ton $/($ toff + ton $)$ ):

Don $=($ VOUT + Ronn $\times$ lout + RL×lout $) /($ IIN + RONn $\times$ lout - RONP $\times$ lout $)$
Equation 3

Ripple Current is described as follows:


Peak current that flows through L, and Pch.and Nch. transistors is described as follows:
$I_{\text {LXMAX }}=I_{\text {IOUT }}+I_{\text {RP }} / 2$
Equation 5

## Example applications: Control sequencer

Sequencer control can establishes by using the soft-start time adjustment and the power good functions of the RP510L. The following figure indicates an application circuit example with using two RP510L (DCDC1 and DCDC2).

DCDC1 starts up prior to DCDC2. After DCDC1 reaches the output voltage of typ.1.44 V ( $\mathrm{V}_{\text {SET }} \times 0.8$ ), CE pin of DCDC2 receives "High" signal from PG pin of DCDC1, and the DCDC2's soft-start starts.

DCDC1 (RP510L001J/1N): $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{t}_{\text {START }}=30 \mathrm{~ms}, \mathrm{C}_{\mathrm{SS}}=0.1 \mu \mathrm{~F}$ DCDC2 (RP510L001J/1N): $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{t}_{\text {START }}=30 \mathrm{~ms}, \mathrm{C}_{\mathrm{SS}}=0.1 \mu \mathrm{~F}$


Sequence Control Application Circuit Example

## RP510L

No. EA-366-190515

## TECHNICAL NOTES

The performance of a power source circuit using this device is highly dependent on a peripheral circuit. A peripheral component or the device mounted on PCB should not exceed a rated voltage, a rated current or a rated power. When designing a peripheral circuit, please be fully aware of the following points.

- AGND and PGND must be wired to the GND plane when mounting on boards.
- AVIN must be connected to between an input capacitor ( $\mathrm{C}_{\mathrm{IN}}$ ) and PVIN via a low-pass filter (Recommended LPF: $1 \Omega, 10 \mathrm{nF}$ ). Place a capacitor between AVIN and AGND as close as possible to the IC.
- Set the external components as close as possible to the IC and minimize the wiring between the components and the IC. Especially, place $\mathrm{C}_{\mathrm{IN}}$ as close as possible to PVIN pin and PGND.
- Use the VIN and the GND lines as wide and short as possible to make low impedance, since noise pickup or unstable operation occurs when their impedance are too high.
- The VIN line, the GND line, the Vout line, an inductor, and Lx should make special considerations for the large switching current flows.
- For the feedback of output voltage, the wiring to the VOUT pin (RP510Lxx1G/1H/4G/4H) or to a resistor for setting output voltage (R1) (RP510L001J/1N/4J/4N) must be taken from the connection with the output capacitor, and also the wiring should be separated from the wiring between the output capacitor and Load.
- Overcurrent protection circuit and latch / foldback type protection circuit may be affected by self-heating or power dissipation environment.
- When not using the soft-start time adjustment, always make TSS pin open.
- When not using the power good function, PG pin should be Open or connected to GND.


## PCB Layout Example

RP510L001J/1N/4J/4N (Adjustable Output Voltage Type)


* The LPF between PVIN and AVIN is recommended to place to the layer 1 (Top) is recommended.
** R11 and R12 are arranged as a substitute for R1 so that two resistors can be connected in series.


## RP510L

No. EA-366-190515

RP510Lxx1G/1H/4G/4H (Fixed Output Voltage Type)


* LPF between PVIN and AVIN is recommended to place to Layer 1 (Top) is recommended.

Nisshinbo Micro Devices Inc.

## TYPICAL CHARACTERISTICS

Typical Characteristics are intended to be used as reference data, they are not guaranteed.

1) Output Voltage vs. Output Current

## $V_{\text {OUt }}=0.8 \mathrm{~V}$


$V_{\text {out }}=3.3 \mathrm{~V}$


## 3) Feedback Voltage vs. Temperature RP510L001J/1N/4J/4N/


$V_{\text {OUt }}=1.2 \mathrm{~V}$

2) Output Voltage vs. Input Voltage

Vout $=1.2 \mathrm{~V}$

4) Output Voltage vs. Temperature

RP510Lxx1G/1H/4G/4H
Vout $=1.2 \mathrm{~V}$


## RP510L

No. EA-366-190515

## 5) Efficiency vs. Output Current

$V_{\text {OUT }}=0.8 \mathrm{~V}$

$V_{\text {out }}=3.3 \mathrm{~V}$

7) Current Consumption vs. Input Voltage


$$
\text { Vout }=1.2 \mathrm{~V}
$$


6) Current Consumption vs. Temperature
$\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$


## 8) Output Voltage Waveform

$\mathrm{V}_{\text {OUt }}=1.2 \mathrm{~V}$, lout $=0 \mathrm{~mA}$

$$
\text { Vout }=1.2 \mathrm{~V} \text {, lout }=4000 \mathrm{~mA}
$$


9) Oscillation Frequency vs. Temperature

11) Soft-start time vs. Temperature

Css = open


10) Oscillation Frequency vs. Input Voltage



## RP510L

No. EA-366-190515
12) UVLO vs. Temperature UVLO detection voltage

13) CE Input Voltage vs. Temperature

CE "H" input voltage
$\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$

14) LX Limit Current vs. Temperature


UVLO release voltage


CE "L" input voltage
$\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$


## 15) PG Detection Voltage vs. Temperature

 Over Voltage Detection
16) Soft-start Waveform

Vout $=1.2 \mathrm{~V}, \mathrm{Css}=$ open

17) Load Transient Response
$\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$
lout $=0.5 \mathrm{~A} \leftrightarrow 3.5 \mathrm{~A}$


Under Voltage Detection


Vout $=1.2 \mathrm{~V}, \mathrm{Css}=0.1 \mu \mathrm{~F}$

$\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.2 \mathrm{~V}$
lout $=0.5 \mathrm{~A} \leftrightarrow 3.5 \mathrm{~A}$


## RP510L

No. EA-366-190515
18) Output Short-circuit Waveform RP510Lxx1G/1H/1J/1N (Latch Type) $\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=0.8 \mathrm{~V}$

19) Output Short-circuit Release Waveform RP510Lxx4G/4H/4J/4N (Foldback Type)
$\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}$, $\mathrm{V}_{\text {оUt }}=0.8 \mathrm{~V}$


RP510Lxx4G/4H/4J/4N (Foldback Type) $\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=0.8 \mathrm{~V}$


The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following measurement conditions are based on JEDEC STD. 51-7.

Measurement Conditions

| Item | Measurement Conditions |
| :--- | :--- |
| Environment | Mounting on Board (Wind Velocity $=0 \mathrm{~m} / \mathrm{s}$ ) |
| Board Material | Glass Cloth Epoxy Plastic (Four-Layer Board) |
| Board Dimensions | $76.2 \mathrm{~mm} \times 114.3 \mathrm{~mm} \times 0.8 \mathrm{~mm}$ |
| Copper Ratio | Outer Layer (First Layer): Less than 95\% of 50 mm Square <br> Inner Layers (Second and Third Layers): Approx. 100\% of 50 mm Square <br> Outer Layer (Fourth Layer): Approx. 100\% of 50 mm Square |
| Through-holes | $\phi 0.3 \mathrm{~mm} \times 32 \mathrm{pcs}$ |

Measurement Result
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Tjmax}=125^{\circ} \mathrm{C}\right)$

| Item | Measurement Result |
| :--- | :---: |
| Power Dissipation | 3400 mW |
| Thermal Resistance (日ja) | $\theta \mathrm{ja}=29^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Characterization Parameter ( $\psi \mathrm{jt}$ ) | $\psi j \mathrm{j}=3.1^{\circ} \mathrm{C} / \mathrm{W}$ |

Өja: Junction-to-Ambient Thermal Resistance
$\psi j$ t: Junction-to-Top Thermal Characterization Parameter


Power Dissipation vs. Ambient Temperature


Measurement Board Pattern

Nisshinbo Micro Devices Inc.


DFN3030-12 Package Dimensions (Unit: mm)

1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to our sales representatives for the latest information thereon.
2. The materials in this document may not be copied or otherwise reproduced in whole or in part without prior written consent of our company.
3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
4. The technical information described in this document shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under our company's or any third party's intellectual property rights or any other rights.
5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
7. Anti-radiation design is not implemented in the products described in this document.
8. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
9. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
10. There can be variation in the marking when different AOI (Automated Optical Inspection) equipment is used. In the case of recognizing the marking characteristic with AOI, please contact our sales or our distributor before attempting to use AOI.
11. Please contact our sales representatives should you have any questions or comments concerning the products or the technical information.

## NiSSHiNBO

## Nisshinbo Micro Devices Inc.

## Official website <br> https://www.nisshinbo-microdevices.co.jp/en/

Purchase information
https://www.nisshinbo-microdevices.co.jp/en/buy/


[^0]:    ${ }^{(1)}$ The maximum allowable output current is 4 A but it is a criterion and can be affected by conditions and external parts.
    ${ }^{(2)}$ Refer to the section SELECTION GUIDE for details of $\mathrm{V}_{\text {SET }}$.
    (3) Fixed Output Voltage Type
    ${ }^{(4)}$ Adjustable Output Voltage Type

[^1]:    ${ }^{(1)}$ No. 1 pin and No. 2 pin must be wired to the Vin plane when mounting on boards.
    ${ }^{(2)}$ No. 3 pin must be wired to No. 1 and No. 2 pins via a low-pass filter (LPF: $1 \Omega, 10 \mathrm{nF}$ ) when mounting on boards.
    ${ }^{(3)}$ No. 8 pin, No. 9 pin and No. 10 pin must be wired to the GND plane when mounting on boards.

[^2]:    ${ }^{(1)}$ Refer to POWER DISSIPATION for detailed information

[^3]:    ${ }^{(1)} V_{\text {SET: }}$ set output voltage

