

THC63LVD1027

Dual Link LVDS Repeater

General Description

The THC63LVD1027 LVDS(Low Voltage Differential Signaling) repeater is designed to support pixel data transmission between Host and Flat Panel Display up to WUXGA resolution.

THC63LVD1027 receives the dual link LVDS data streams and transmits the LVDS data through various line rate conversion modes, Dual Link Input / Dual Link Output, Single Link Input / Dual Link Output, and Dual Link Input / Single Link Output.

Features

- 30bits/pixel dual link LVDS Receiver
- 30bits/pixel dual Link LVDS Transmitter
- Operating Temperature Range : -40°C~85°C
- Wide LVDS input skew margin: ± 480ps at 75MHz
- Accurate LVDS output timing: ± 250ps at 75MHz
- Reduced swing LVDS output mode supported to suppress the system EMI
- Various line rate conversion modes supported Dual link input / Dual link output [clkout=1x clkin] Single link input / Dual link output [clkout=1/2x clkin] Dual link input / Single link output [clkout=2x clkin]
- Distribution (signal duplication) mode supported
- Power down mode supported
- 3.3V single voltage power supply
- No external components required for PLLs
- 64pin TSSOP with Exposed PAD (0.5mm lead pitch)

Block Diagram




Figure 1. Block Diagram

1



Pin Diagram




Figure 2. Pin Diagram



Pin Description

Table 1. Pin Description

Pin Name	Direction	Type			Descripti	on			
RA1+/-		<u> </u>	LVDS dat	a input fo		of 1st Link			
RB1+/-						B of 1st Link			
RC1+/-						C of 1st Link			
RD1+/-						of 1st Link			
RE1+/-	1					E of 1st Link			
RCLK1+/-	1				or 1st Link	7 01 15t 23mx			
RA2+/-	- ,					of 2nd Link			
RB2+/-	Input					3 of 2nd Link			
RD2+/-						C of 2nd Link			
	1								
RD2+/-	-					of 2nd Link			
RE2+/-	-					E of 2nd Link			
RCLK2+/-		LVDS	In Distribution	n and Single-i	or 2nd Link in/Dual-out moo ow in this page.)	de,RCLK2+/- must be Hi-Z.			
TA1+/-			LVDS dat	a output f	or channel	A of 1st Link			
TB1+/-			LVDS dat	a output f	or channel	B of 1st Link			
TC1+/-			LVDS dat	a output f	or channel	C of 1st Link			
TD1+/-			LVDS dat	a output f	or channel	D of 1st Link			
TE1+/-			LVDS dat	a output f	or channel	E of 1st Link			
TCLK1+/-			LVDS data output for channel E of 1st Link LVDS clock output for 1st Link LVDS data output for channel A of 2nd Link						
TA2+/-	Output		LVDS clock output for 1st Link						
TB2+/-	1								
TC2+/-	1		LVDS data output for channel B of 2nd Link LVDS data output for channel C of 2nd Link						
TD2+/-	1					D of 2nd Link			
TE2+/-						E of 2nd Link			
TCLK2+/-					for 2nd Lir				
PD			Power Do H: Normal o L: Power do	wn peration wn state, all I	VDS output sig	gnals turn to Hi-Z			
RS			H: Normal s L: Reduced s	wing swing	level select	ion			
MODE1	Input	LV-TTL	Mode sele		D.CI. ITO				
MODE0	1		MODE1 L	MODE0 L	RCLK2+/- Clkin	Description Dual-in/Dual-out mode			
			L	L L	Hi-Z	Distribution mode			
			H	L	Hi-Z	Single-in/Dual-out mode			
			L	Н	Clkin	Dual-in/Single-out mode			
			Н	Н	-	Reserved			
****						de, RCLK2+/- must be Hi-Z.			
VDD			3.3V powe						
GND	Power	-	Ground pins (Exposed PAD is also Ground)						
CAP			Decouplin These pins she			decoupling capacitors(Ccap).			
			Recommende	d Ccap is 0.1	μF.				




Mode Setting

Table 2. Mode Setting

Input/Output	RCLK2+/-	MODE1	MODE0
		(Input mode)	(Output mode)
		H: Single	H: Single
		L: Dual	L: Dual
Dual-In/Dual-Out	CLK in	L	L
(Fig.3-1,14-1)			
Distribution	Hi-Z	L	L
(Fig.3-2,14-2)			
Single-In/Dual-Out	Hi-Z	Н	L
(Fig.3-3,14-3)			
Dual-In/Single-Out	CLK in	L	Н
(Fig.3-4,14-4)			
Reserved	-	Н	Н

Signal Flow for Each Setting





Output Control / Fail Safe

THC63LVD1027 has a function to control output depending on LVDS input condition.

Table 3. Output Control

PD	RCLK1+/-	RCLK2+/-	Output
L	*	*	All Hi-Z
Н	Hi-Z	*	All Hi-Z
Н	CLK in	CLK in	Refer to p.4 Mode Setting #
Н	CLK in	Hi-Z	Refer to p.4 Mode Setting #

^{*:} Don't care

For fail-safe purpose, all LVDS input pins are connected to VDD via resistance for detecting Hi-Z state.




Figure 4. Fail Safe Circuit

^{#:} If a particular input data pair is Hi-Z, the corresponding output data become L according to LVDS DC spec.



Absolute Maximum Ratings

Table 4. Absolute Maximum Rating

Parameter	Min	Max	Unit
Power Supply Voltage	-0.3	+4.0	V
LVCMOS Input Voltage	-0.3	V _{DD} +0.3	V
LVDS Input Voltage	-0.3	V _{DD} +0.3	V
Junction Temperature	-	125	°C
Storage Temperature	-55	125	°C
Reflow Peak Temperature / Time	-	260 / 10sec	°C
Maximum Power Dissipation @+25°C	_	2.5	W

Operating Conditions

Table 5. Operating Condition

Symbol	Paramete	er	Min	Тур	Max	Unit
Ta	Operating Ambient Temperature		-40	25	+85	°C
$ m V_{DD}$	Power Supply Voltage		3.0	3.3	3.6	V
	Dual-In/Dual-Out	Input	20	-	85	MHz
	Duai-III/Duai-Out	Output	20	-	85	WITIZ
	Distribution	Input	20	-	85	MHz
T	Distribution	Output	20	-	85	
$\mathbf{F}_{\mathrm{clk}}$	Single-In/Dual-Out	Input	40	-	135	MHz
	Single-in/Dual-Out	Output	20	-	67.5	WITIZ
	Dual In/Single Out	Input	20	-	42.5	MHz
	Dual-In/Single-Out Output		40	-	85	MILIZ



Power Consumption

Table 6. Power Consumption

Symbol	Parameter		Conditions		Min	Тур.	Max	Unit
			CLKIN=40MHz		-	-	265	
		Dual-In/Dual-Out	CLKIN=65MHz		-	-	305	A
		Duai-III/Duai-Out	CLKIN=75MHz		-	-	325	mA
			CLKIN=85MHz		-	-	340	
			CLKIN=40MHz		-	-	215	
		Distribution	CLKIN=65MHz		-	-	235	A
		Distribution	CLKIN=75MHz	$R_{L_Tx}=100\Omega$	-	-	245	mA
	Operating Current		CLKIN=85MHz		-	-	260	
T	(Worst Case Pattern)		CLKIN=40MHz	CL=5pF	-	-	175	
Iccw			CLKIN=65MHz	RS=VDD	-	-	190	
	Fig 5.		CLKIN=75MHz		-	-	200	mA
		Single-In/Dual-Out	CLKIN=85MHz	Fig 6.	-	-	210	
			CLKIN=112MHz		-	-	230	
			CLKIN=135MHz		-	-	250	
			CLKIN=20MHz		-	-	215	
		Dec =1 In /C:1 - Ocet	CLKIN=32.5MHz		-	-	235	mA
		Dual-In/Single-Out	CLKIN=37.5MHz		-	-	245	
			CLKIN=42.5MHz		-	-	260	
I _{CCS}	Power Down Current	-	-	-	-	-	8	mA




Figure 5. Test Pattern (LVDS Output Full Toggle Pattern)




Figure 6. LVDS Output Load



Electrical Characteristics

DC Specifications

Table 7. DC Specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VCAP	Capacitor pin appearance voltage	C _{CAP} =0.1μF	-	1.8	-	V
V_{IL}	LV-TTL Input Low Voltage	-	GND	-	0.8	V
V _{IH}	LV-TTL Input High Voltage	-	2.0	-	VDD	V
I _{IN_TTL}	LV-TTL Input Leakage Current	-	-4	-	+4	μΑ

LVDS Receiver DC Specifications

Table 8. LVDS Receiver DC Specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IN_RX}	LVDS-Rx Input Voltage Range	-	0.3	-	2.1	3.7
V _{IC_RX}	LVDS-Rx Common Voltage	-	0.6	1.2	1.8	V
V _{TH_RX}	LVDS-Rx Differential High Threshold	V 12V	-	-	+100	
V _{TL_RX}	LVDS-Rx Differential Low Threshold	$V_{IC_RX} = 1.2V$	-100	-	-	mV
V _{ID_RX}	LVDS-Rx Differential Input Voltage	-	100	-	600	
		PD=VDD	-0.3	-	+0.3	mA
I _{IN_RX}	LVDS-Rx Input Leakage Current	PD=GND Vin=GND or VDD	-10	-	+10	μΑ

LVDS Transmitter DC Specifications

Table 9. LVDS Transmitter DC Specifications

Symbol	Parameter	(Conditions	Min	Тур	Max	Unit		
V _{OC_TX}	LVDS-Tx Common Voltage	$R_{L_TX} = -100\Omega$	-	1.125	1.25	1.375	V		
ΔVος_τχ	Change in VOC between complementary output states		D	, n	-	-	-	35	mV
187	LVDS-Tx Differential		Normal Swing	250	350	450	mV.		
Vod_tx	Output Threshold		Reduced Swing	100	200	300	mV		
ΔV_{OD_TX}	Change in VOD between complementary output states		-	-	-	35	mV		
Ios_tx	LVDS-Tx Output Short Current	V _{DD} =3.3V	V _{out} =GND	-24	-	-	mA		
I _{OZ_TX}	LVDS-Tx Output Tri-state Current	PD=GND	V _{out} =GND to VDD	-10	-	+10	μΑ		



AC Specifications

Table 10. AC Specifications

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
t _{LT}	Phase Lock Loop Set Time (Fig 7.)	-	-	-	-	10	ms
		Dual-In/Dual-Out	CLKIN=75MHz	9t _{RCP} +3	9t _{RCP} +5	9t _{RCP} +7	
	Distribution	CLKIN=75MHz	9t _{RCP} +3	9t _{RCP} +5	9t _{RCP} +7		
t _{DL}	Data Latency (Fig 8.)	Single-In/Dual-Out	CLKIN=75MHz	(11+2/7)t _{RCP} +3	(11+2/7)t _{RCP} +5	(11+2/7)t _{RCP} +7	ns
tDL		Dual-In/Single-Out	CLKIN=37.5MHz	(8+5/14)t _{RCP} +3	(8+5/14)t _{RCP} +5	(8+5/14)t _{RCP} +7	
tdeh	DE Input High Time (Fig 9.)		-	$2t_{RCP}$	-	-	
t _{DEL}	DE Input Low Time (Fig 9.)	Single-In/Dual-Out	-	2t _{RCP}	-	-	ns
tdeint	DE Input Period (Fig 9.)		-	4t _{RCP}	Must be 2n t _{RCP} (n=integer)	-	

AC Timing Diagrams




Figure 7. Phase Lock Loop Set Time



AC Timing Diagrams (Continued)




Figure 8. DATA Latency




Figure 9. Single Link Input / Dual Link Output Mode RC1(DE) Input Timing



LVDS Receiver AC Specifications


Table 11. LVDS Receiver AC Specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{RCP}	LVDS Clock Period	-	7.4	-	50	
trch	LVDS Clock High Duration	-	2/7t _{RCP}	4/7t _{RCP}	5/7t _{RCP}	ns
$t_{ m RCL}$	LVDS Clock Low Duration	-	2/7t _{RCP}	3/7t _{RCP}	5/7t _{RCP}	
		CLKIN=75MHz ⁽¹⁾	480	-	-	
trsup	LVDS Data Input Setup Margin	CLKIN=112MHz ⁽¹⁾	250	-	-	ps
		CLKIN=135MHz ⁽¹⁾	220	-	-	
		CLKIN=75MHz ⁽¹⁾	480	-	-	
$t_{ m RHLD}$	LVDS Data Input Hold Margin	CLKIN=112MHz ⁽¹⁾	250	-	-	ps
		CLKIN=135MHz ⁽¹⁾	220	-	-	
trip6	LVDS Data Input Position 6	-	2/7t _{RCP} -t _{RHLD}	2/7t _{RCP}	2/7t _{RCP} +t _{RSUP}	
t _{RIP5}	LVDS Data Input Position 5	-	3/7t _{RCP} -t _{RHLD}	3/7t _{RCP}	3/7t _{RCP} +t _{RSUP}	
trip4	LVDS Data Input Position 4	-	4/7t _{RCP} -t _{RHLD}	4/7t _{RCP}	4/7t _{RCP} +t _{RSUP}	
t _{RIP3}	LVDS Data Input Position 3	-	5/7t _{RCP} -t _{RHLD}	5/7t _{RCP}	5/7t _{RCP} +t _{RSUP}	ps
t _{RIP2}	LVDS Data Input Position 2	-	6/7t _{RCP} -t _{RHLD}	6/7t _{RCP}	6/7t _{RCP} +t _{RSUP}	
t _{RIP1}	LVDS Data Input Position 1	-	7/7t _{RCP} -t _{RHLD}	7/7t _{RCP}	7/7t _{RCP} +t _{RSUP}	
t _{RIP0}	LVDS Data Input Position 0	-	8/7t _{RCP} -t _{RHLD}	8/7t _{RCP}	8/7t _{RCP} +t _{RSUP}	
t _{CK12}	Skew Time Between RCLK1 and RCLK2	-	-0.3 t _{RCP}	-	+0.3 t _{RCP}	ps

⁽¹⁾ V_{IC_RX}=1.2V, t_{RCH}=4/7 t_{RCP}



LVDS Receiver Input Timing



Ry1+/- skew margin is the one between RCLK1+/- and Ry1+/-. Ry2+/- skew margin is the one between RCLK2+/- and Ry2+/-.

Figure 10. LVDS Receiver Timing




Figure 11. Skew time between RCLK1 and RCLK2




LVDS Transmitter AC Specifications

Table 12. LVDS Transmitter AC Specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{TCP}	LVDS Clock Period	-	11.76	-	50	
t TCH	LVDS Clock High Duration	-	-	4/7t _{TCP}	-	ns
t _{TCL}	LVDS Clock Low Duration	-	-	3/7t _{TCP}	-	
ttsup	LVDS Data Output Setup	CLKOUT=75MHz	-	-	250	ps
t _{THLD}	LVDS Data Output Hold	CLKOUT=75MHz	-	-	250	ps
t _{TOP6}	LVDS Data Output Position 6	-	2/7t _{TCP} -t _{THLD}	2/7t _{TCP}	2/7t _{TCP} +t _{TSUP}	
t _{TOP5}	LVDS Data Output Position 5	-	3/7t _{TCP} -t _{THLD}	3/7t _{TCP}	3/7t _{TCP} +t _{TSUP}	
t _{TOP4}	LVDS Data Output Position 4	-	4/7t _{TCP} -t _{THLD}	4/7t _{TCP}	4/7t _{TCP} +t _{TSUP}	
t торз	LVDS Data Output Position 3	-	5/7t _{TCP} -t _{THLD}	5/7t _{TCP}	5/7t _{TCP} +t _{TSUP}	ps
t _{TOP2}	LVDS Data Output Position 2	-	6/7t _{TCP} -t _{THLD}	6/7t _{TCP}	6/7t _{TCP} +t _{TSUP}	
t _{TOP1}	LVDS Data Output Position 1	-	7/7t _{TCP} -t _{THLD}	7/7t _{TCP}	7/7t _{TCP} +t _{TSUP}	
t _{TOP0}	LVDS Data Output Position 0	-	8/7t _{TCP} -t _{THLD}	8/7t _{TCP}	8/7t _{TCP} +t _{TSUP}	
tlvt	LVDS Transition Time (Fig 13.)	Fig.6	-	0.6	1.5	ns



LVDS Transmitter Output Diagram



Ty2+/- output timing is the one between TCLK2+/- and Ty2+/-.

Figure 12. LVDS Transmitter Timing





Figure 13. LVDS Transition Timing



LVDS Data Mapping

Dual-In / Dual-Out

LVDS-Rx Input Mapping




Data bits "data11, data12, data21, data22" are available for additional data transmission.

Figure 14-1. Data Mapping for Dual-In/Dual-Out



Distribution Mode

In Distribution mode, RCLK2+/- must be Hi-Z.



Data bits "data11, data12" are available for additional data transmission.


Figure 14-2. Data Mapping for Distribution mode



Single-In / Dual-Out

In Single-in / Dual-out mode, RCLK2+/- must be Hi-Z.


LVDS-Rx Input Mapping



Data bits "data11, data12" are available for additional data transmission.

Figure 14-3(a). Data Mapping for Single-In/Dual-Out






Single-in / Dual-out mode uses DE signal L-to-H-edge to start distribution of input data.

Figure 14-3(b). Data Mapping for Single-In/Dual-Out



Dual-In / Single-Out

LVDS-Rx Input Mapping



Data bits "data11, data12, data21, data22" are available for additional data transmission.

Figure 14-4. Data Mapping for Dual-In/Single-Out



Notes

1) LVDS input pin connection

When LVDS line is not derived from the previous device, the line is pulled up to 3.3V internally in THC63LVD1027. This can cause violation of absolute maximum ratings to the previous LVDS Tx device whose operating condition is lower voltage power supply than 3.3V. This phenomenon may happen at power on phase of the whole system including THC63LVD1027. One solution for this problem is PD=L control during no LVDS input period because pull-up resistors are cut off at power down state.




Figure 15. LVDS input pin connection

2) Power On Sequence

Don't input RCLK1+/- and RCLK2+/- before THC63LVD1027 is on in order to keep absolute maximum ratings.



3) Cable Connection and Disconnection

Don't connect and disconnect the LVDS cable, when the power is supplied to the system.

4) GND Connection

Connect the each GND of the PCB which Transmitter, Receiver and THC63LVD1027 on it. It is better for EMI reduction to place GND cable as close to LVDS cable as possible.

5) Multi Drop Connection

Multi drop connection is not recommended.




Figure 16.Multi Drop Connection

6) Asynchronous use

Asynchronous use such as following systems are not recommended. Page.11 tCK12 spec should be kept.




Figure 17-1. Asynchronous Use1

Asynchronous use such as following systems are not recommended.





Figure 17-2. Asynchronous Use2


7) De-coupling capacitor


THC63LVD1027 requires appropriate de-coupling capacitor placement on VDD. Especially, VDD pin 36 and pin 61 requires 0.1uF and 4.7nF capacitor parallel placement close to IC pins.



Package







Exposed PAD is GND and must be soldered to PCB.

Figure 18. Package Diagram

Unit: mm



Notices and Requests

- 1. The product specifications described in this material are subject to change without prior notice.
- 2. The circuit diagrams described in this material are examples of the application which may not always apply to the customer's design. Thine Electronics, Inc. ("Thine") is not responsible for possible errors and omissions in this material. Please note even if errors or omissions should be found in this material, Thine may not be able to correct them immediately.
- 3. This material contains THine's copyright, know-how or other proprietary. Copying or disclosing to third parties the contents of this material without THine's prior permission is prohibited.
- 4. Note that even if infringement of any third party's industrial ownership should occur by using this product, THine will be exempted from the responsibility unless it directly relates to the production process or functions of the product.
- 5. Product Application
- 5.1 Application of this product is intended for and limited to the following applications: audio-video device, office automation device, communication device, consumer electronics, smartphone, feature phone, and amusement machine device. This product must not be used for applications that require extremely high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear power control device, combustion chamber device, medical device related to critical care, or any kind of safety device.
- 5.2 This product is not intended to be used as an automotive part, unless the product is specified as a product conforming to the demands and specifications of IATF16949 ("the Specified Product") in this data sheet. Thine accepts no liability whatsoever for any product other than the Specified Product for it not conforming to the aforementioned demands and specifications.
- 5.3 Thine accepts liability for demands and specifications of the Specified Product only to the extent that the user and Thine have been previously and explicitly agreed to each other.
- 6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have sufficiently redundant or error preventive design applied to the use of the product so as not to have our product cause any social or public damage.
- 7. Please note that this product is not designed to be radiation-proof.
- 8. Testing and other quality control techniques are used to this product to the extent THine deems necessary to support warranty for performance of this product. Except where mandated by applicable law or deemed necessary by THine based on the user's request, testing of all functions and performance of the product is not necessarily performed.
- 9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic goods under the Foreign Exchange and Foreign Trade Act.
- 10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or malfunction, if pins of the product are shorted by such as foreign substance. The damages may cause a smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection devices, such as fuses.

THine Electronics, Inc.

https://www.thine.co.jp