## Description

The 5P49V6965 is a programmable clock generator intended for high-performance consumer, networking, industrial, computing, and data-communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using $I^{2} \mathrm{C}$ interface. This is Renesas' sixth generation of programmable clock technology (VersaClock 6E).

The frequencies are generated from a single reference clock. The reference clock can come from one of the two redundant clock inputs. A glitchless manual switchover function allows one of the redundant clocks to be selected during normal operation.
Two select pins allow up to four different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The different selections may be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing. The device may be configured to use one of two $I^{2} \mathrm{C}$ addresses to allow multiple devices to be used in a system.

## Typical Applications

- Ethernet switch/router
- PCI Express 1.0 /2.0 / 3.0 / 4.0 Spread Spectrum on
- PCI Express 1.0 / 2.0 / 3.0 / 4.0 / 5.0 Spread Spectrum off
- Broadcast video/audio timing
- Multi-function printer
- Processor and FPGA clocking
- Any-frequency clock conversion
- MSAN/DSLAM/PON
- Fiber Channel, SAN
- Telecom line cards
- Laser distance sensing


## Features

- Flexible $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ power-rails
- High-performance, low phase noise PLL, $<0.5$ ps RMS typical phase jitter on outputs
- Four banks of internal OTP memory
- In-system or factory programmable
- 2 select pins accessible with processor GPIOs or bootstrapping
- $1^{2} C$ serial programming interface
- $0 x \mathrm{DO}$ or $0 \times \mathrm{D} 4 \mathrm{I} 2 \mathrm{C}$ address options allows multiple devices configured in a same system
- Reference LVCMOS output clock
- Four universal output pairs individually configurable:
- Differential (LVPECL, LVDS or HCSL)
- 2 single-ended (2 LVCMOS in-phase or 180 degrees out of phase)
- $I / O V_{D D}$ can be mixed and matched, supporting 1.8 V (LVDS and LVCMOS), 2.5 V , or 3.3 V
- Output frequency ranges:
- LVCMOS clock outputs: 1 kHz to 200 MHz
- LVDS, LVPECL, HCSL differential clock outputs: 1 kHz to 350 MHz
- Redundant clock inputs with manual switchover
- Programmable output enable or power-down mode
- Available in $4 \times 4 \mathrm{~mm} 24-V F Q F P N$ package
- $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ industrial temperature operation


## Block Diagram



## Contents

Description ..... 1
Typical Applications ..... 1
Features ..... 1
Block Diagram ..... 1
Pin Assignments ..... 3
Pin Descriptions ..... 3
Absolute Maximum Ratings ..... 5
Thermal Characteristics ..... 5
Recommended Operating Conditions ..... 5
Electrical Characteristics ..... 6
I2C Bus Characteristics ..... 11
Test Loads ..... 12
Jitter Performance Characteristics ..... 13
PCI Express Jitter Performance and Specification ..... 14
Features and Functional Blocks ..... 16
Device Startup and Power-On-Reset ..... 16
Reference Clock and Selection ..... 16
Manual Switchover ..... 16
Internal Crystal Oscillator (XIN/REF) ..... 17
Programmable Loop Filter ..... 18
Fractional Output Dividers (FOD) ..... 18
Output Drivers ..... 18
SD/OE Pin Function ..... 19
I2C Operation ..... 19
Typical Application Circuits ..... 20
Input - Driving the XIN/REF or CLKIN ..... 21
Output - Single-ended or Differential Clock Terminations ..... 23
Package Outline Drawings ..... 26
Marking Diagram ..... 26
Ordering Information ..... 26
Revision History ..... 27

## Pin Assignments

Figure 1. Pin Assignments for $4 \times 4$ mm 24-VFQFPN Package - Top View


## Pin Descriptions

Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | CLKIN | Input | Internal Pull-down | Differential clock input. Weak 100k ${ }^{\text {a internal pull-down. }}$ |
| 2 | CLKINB | Input | Internal Pull-down |  |
| 3 | XOUT | Output |  | Crystal oscillator interface output. |
| 4 | XIN/REF | Input |  | Crystal oscillator interface input, or single-ended LVCMOS clock input. Input voltage needs to be below 1.2V. Refer to the section Driving XIN/REF with a CMOS Driver. |
| 5 | $V_{\text {DDA }}$ | Power |  | Analog functions power supply pin. Connect to 1.8 V to 3.3 V . $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\text {DDD }}$ should have the same voltage applied. |
| 6 | CLKSEL | Input | Internal Pull-down | Input clock select. Selects the active input reference source in manual switchover mode. $0=$ XIN/REF, XOUT (default). <br> 1 = CLKIN, CLKINB. <br> See Table 20. Input Clock Select for more details. |
| 7 | SD/OE | Input | Internal Pull-down | Enables/disables the outputs (OE) or powers down the chip (SD). |
| 8 | SEL1/SDA | Input | Internal Pull-down | Configuration select pin, or I ${ }^{2}$ C SDA input as selected by OUT0_SEL_I2CB. Weak internal pull-down resistor. |
| 9 | SELO/SCL | Input | Internal Pull-down | Configuration select pin, or $1^{2} \mathrm{C}$ SCL input as selected by OUTO_SEL_I2CB. Weak internal pull-down resistor. |

Table 1. Pin Descriptions (Cont.)

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 10 | $V_{\text {DDO }}$ | Power |  | Output power supply. Connect to 1.8 to 3.3 V . Sets output voltage levels for OUT4/OUT4B. |
| 11 | OUT4 | Output |  | Output clock 4. Refer to the Output Drivers section for more details. |
| 12 | OUT4B | Output |  | Complementary output clock 4. Refer to the Output Drivers section for more details. |
| 13 | OUT3B | Output |  | Complementary output clock 3. Refer to the Output Drivers section for more details. |
| 14 | OUT3 | Output |  | Output clock 3. Refer to the Output Drivers section for more details. |
| 15 | $\mathrm{V}_{\text {DDO }}{ }^{3}$ | Power |  | Output power supply. Connect to 1.8 to 3.3 V . Sets output voltage levels for OUT3/OUT3B. |
| 16 | OUT2B | Output |  | Complementary output clock 2. Refer to the Output Drivers section for more details. |
| 17 | OUT2 | Output |  | Output clock 2. Refer to the Output Drivers section for more details. |
| 18 | $\mathrm{V}_{\text {DDO }}{ }^{2}$ | Power |  | Output power supply. Connect to 1.8 to 3.3 V . Sets output voltage levels for OUT2/OUT2B. |
| 19 | OUT1B | Output |  | Complementary output clock 1 . Refer to the Output Drivers section for more details. |
| 20 | OUT1 | Output |  | Output clock 1. Refer to the Output Drivers section for more details. |
| 21 | $\mathrm{V}_{\text {DDO }}{ }^{1}$ | Power |  | Output power supply. Connect to 1.8 to 3.3 V . Sets output voltage levels for OUT1/OUT1B. |
| 22 | $V_{\text {DDD }}$ | Power |  | Digital functions power supply pin. Connect to 1.8 to 3.3 V . $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\text {DDD }}$ should have the same voltage applied. |
| 23 | $V_{\text {DDO }} 0$ | Power |  | Power supply pin for OUTO_SEL_I2CB. Connect to 1.8 to 3.3 V . Sets output voltage levels for OUTO. |
| 24 | $\begin{aligned} & \text { OUTO_SEL } \\ & \text { I2CB } \end{aligned}$ | Input/ Output | Internal Pull-down | Latched input/LVCMOS output. At power-up, the voltage at the pin OUTO_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9 . If a weak pull-up ( $10 \mathrm{k} \Omega$ ) is placed on OUTO_SEL_I2CB, pins 8 and 9 will be configured as hardware select pins, SEL1 and SELO. If a weak pull-down (10k $\Omega$ ) is placed on OUTO_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA and SCL pins of an $I^{2} \mathrm{C}$ interface. After power-up, the pin acts as an LVCMOS reference output. |
| 25 | GND |  | ND | Connect to ground pad. |

## Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the device at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

## Table 2. Absolute Maximum Ratings

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DDD}}, \mathrm{V}_{\mathrm{DDO}}$ | 3.6 V. |
| XIN/REF Input | 1.2 V. |
| CLKIN, CLKINB Input | $\mathrm{V}_{\text {DDOO },} 1.2 \mathrm{~V}$ voltage swing. |
| $\mathrm{I}^{2} \mathrm{C}$ Loading Current | 10 mA. |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$. |
| Junction Temperature | $125^{\circ} \mathrm{C}$ |
| ESD Human Body Model | 2000 V. |

## Thermal Characteristics

## Table 3. Thermal Characteristics

| Symbol | Parameter | Value | Units |
| :---: | :--- | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Theta $J_{A}$. Junction to air thermal impedance (0mps). | 42 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JB}}$ | Theta $J_{\mathrm{B}}$. Junction to board thermal impedance (0mps). | 2.35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JC}}$ | Theta $J_{C}$. Junction to case thermal impedance (0mps). | 41.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Recommended Operating Conditions

Table 4. Recommended Operating Conditions

| Symbol | Parameter | Minimum | Typical | Maximum | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DDOX}}$ | Power supply voltage for supporting 1.8V outputs. | 1.71 | 1.8 | 1.89 | V |
|  | Power supply voltage for supporting 2.5V outputs. | 2.375 | 2.5 | 2.625 | V |
|  | Power supply voltage for supporting 3.3V outputs. | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\mathrm{DDD}}$ | Power supply voltage for core logic functions. | 1.71 |  | 3.465 | V |
| $\mathrm{~V}_{\mathrm{DDA}}$ | Analog power supply voltage. Use filtered analog power supply. | 1.71 |  | 3.465 | V |
| $\mathrm{~T}_{\mathrm{PU}}$ | Power ramp time for all $\mathrm{V}_{\mathrm{DD}}$ to reach $90 \%$ of $\mathrm{V}_{\mathrm{DD}}$. | 0.05 |  | 50 | ms |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating temperature, ambient. | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Maximum load capacitance (3.3V LVCMOS only). |  |  | 15 | pF |

## Electrical Characteristics

Table 5. Current Consumption
$V_{D D A}, V_{D D D}, V_{D D O 0}=3.3 \mathrm{~V} \pm 5 \%, 2.5 \mathrm{~V} \pm 5 \%, 1.8 \mathrm{~V} \pm 5 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {DCCORE }}{ }^{1}$ | Core Supply Current | 100 MHz on all outputs, 25 MHz REFCLK. |  | 33 | 42 | mA |
| $\mathrm{I}_{\text {D }}$ ( ${ }^{\text {a }}$ | Output Buffer Supply Current | LVPECL, 350MHz, 3.3V V ${ }_{\text {DDOx }}{ }^{2}$. |  | 45 | 58 | mA |
|  |  | LVPECL, 350 MHz , $2.5 \mathrm{~V} \mathrm{~V}_{\text {DDOx }}{ }^{2}$. |  | 36 | 47 | mA |
|  |  | LVDS, 350 MHz , 3.3V V $\mathrm{DDOx}{ }^{2}$. |  | 26 | 32 | mA |
|  |  | LVDS, 350 MHz , $2.5 \mathrm{~V} \mathrm{~V}_{\text {DDOx }}{ }^{2}$. |  | 25 | 30 | mA |
|  |  | LVDS, 350MHz, 1.8V V ${ }_{\text {DDOx }}{ }^{2}$. |  | 22 | 27 | mA |
|  |  | HCSL, 250 MHz , 3.3V $\mathrm{V}_{\text {DDOx }}{ }^{2}$. |  | 39 | 48 | mA |
|  |  | HCSL, 250 MHz , $2.5 \mathrm{~V} \mathrm{~V}_{\text {DDOx }}{ }^{2}$. |  | 37 | 46 | mA |
|  |  | LVCMOS, $50 \mathrm{MHz}, 3.3 \mathrm{~V}, \mathrm{~V}_{\text {DDOx }}{ }^{2,3}$. |  | 22 | 27 | mA |
|  |  | LVCMOS, 50 MHz , $2.5 \mathrm{~V}, \mathrm{~V}_{\text {DDOx }}{ }^{2,3}$. |  | 20 | 24 | mA |
|  |  | LVCMOS, $50 \mathrm{MHz}, 1.8 \mathrm{~V}, \mathrm{~V}_{\text {DDOx }}{ }^{2,3}$. |  | 17 | 21 | mA |
|  |  | LVCMOS, $200 \mathrm{MHz}, 3.3 \mathrm{~V} \mathrm{~V}_{\text {DDOx }}{ }^{2,3}$. |  | 43 | 56 | mA |
|  |  | LVCMOS, 200MHz, 2.5V $\mathrm{V}_{\text {DDOx }}{ }^{2,3}$. |  | 33 | 43 | mA |
|  |  | LVCMOS, 200MHz, 1.8V $\mathrm{V}_{\text {DDOx }}{ }^{2,3}$. |  | 24 | 31 | mA |
| IDDPD | Power Down Current | SD asserted, $\mathrm{I}^{2} \mathrm{C}$ programming. |  | 10 | 12 | mA |

[^0]
## Table 6. AC Timing Characteristics

$\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DDD}}, \mathrm{V}_{\mathrm{DDOO}}=3.3 \mathrm{~V} \pm 5 \%, 2.5 \mathrm{~V} \pm 5 \%, 1.8 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless stated otherwise.

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {IN }}{ }^{1}$ | Input Frequency | Input frequency limit (crystal). | 8 |  | 40 | MHz |
|  |  | Input frequency limit (CLKIN,CLKINB). | 1 |  | 350 | MHz |
|  |  | Input frequency limit (single-ended over XIN). | 1 |  | 200 | MHz |
| $\mathrm{F}_{\text {OUT }}{ }^{2}$ | Output Frequency | Single-ended clock output limit (LVCMOS), individual FOD mode. | 1 |  | 200 | MHz |
|  |  | Differential clock output limit (LVPECL/LVDS/HCSL), individual FOD mode. | 1 |  | 350 |  |
|  |  | Single-ended clock output limit (LVCMOS), cascaded FOD mode, output 2-4. | 0.001 |  | 200 |  |
|  |  | Differential clock output limit (LVPECL/LVDS/HCSL), cascaded FOD mode, output 2-4. | 0.001 |  | 350 |  |
| fVCO | VCO Operating Frequency Range |  | 2500 |  | 2900 | MHz |
| $T_{D C}{ }^{3}$ | Output Duty Cycle | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$, all outputs except reference output, $\mathrm{V}_{\mathrm{DDOX}}=2.5 \mathrm{~V}$ or 3.3 V . | 45 | 50 | 55 | \% |
|  |  | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$, all outputs except reference output, $\mathrm{V}_{\text {DDOX }}=1.8 \mathrm{~V}$ | 40 | 50 | 60 | \% |
|  |  | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$, reference output OUTO ( $5 \mathrm{MHz}-150.1 \mathrm{MHz}$ ) with $50 \%$ duty cycle input. | 40 | 50 | 60 | \% |
|  |  | Measured at $V_{D D} / 2$, reference output OUTO ( $150.1 \mathrm{MHz}-200 \mathrm{MHz}$ ) with $50 \%$ duty cycle input. | 30 | 50 | 70 | \% |
| $\mathrm{T}_{\text {SKEW }}$ | Output Skew | Skew between the same frequencies, with outputs using the same driver format and phase delay set to Ons. |  | 75 |  | ps |
| $\mathrm{T}_{\text {STARTUP }}{ }^{4,5}$ | Startup Time | Measured after all $\mathrm{V}_{D D}$ s have risen above $90 \%$ of their target value ${ }^{6}$. |  |  | 30 | ms |
|  |  | PLL lock time from shutdown mode. |  | 3 | 4 | ms |

${ }^{1}$ Practical lower frequency is determined by loop filter settings.
${ }^{2}$ A slew rate of $2.75 \mathrm{~V} / \mathrm{ns}$ or greater should be selected for output frequencies of 100 MHz or higher.
${ }^{3}$ Duty cycle is only guaranteed at maximum slew rate settings.
${ }^{4}$ Actual PLL lock time depends on the loop configuration.
${ }^{5}$ Includes loading the configuration bits from EPROM to PLL registers. It does not include EPROM programming/write time.
${ }^{6}$ Power-up with temperature calibration enabled; contact Renesas if shorter lock-time is required in system.

Table 7. General Input Characteristics
$\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DDD}}, \mathrm{V}_{\mathrm{DDOO}}=3.3 \mathrm{~V} \pm 5 \%, 2.5 \mathrm{~V} \pm 5 \%, 1.8 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless stated otherwise.

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ClN}_{\text {IN }}$ | Input Capacitance | CLKIN,CLKINB,CLKSEL,SD/OE,SEL1/SD A, SELO/SCL. |  | 3 | 7 | pF |
| $\mathrm{R}_{\text {PD }}$ | Pull-down Resistor | CLKSEL, SD/OE, SEL1/SDA, SELO/SCL, CLKIN, CLKINB, OUTO_SEL_I2CB. | 100 |  | 300 | k $\Omega$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | CLKSEL, SD/OE. | $0.7 \times V_{\text {DDD }}$ |  | $\mathrm{V}_{\text {DDD }}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | CLKSEL, SD/OE. | GND - 0.3 |  | $0.3 \times V_{\text {DDD }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | OUTO_SEL_I2CB. | 1.7 |  | $V_{\text {DDOO }}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | OUTO_SEL_I2CB. | GND - 0.3 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | XIN/REF. | 0.8 |  | 1.2 | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | XIN/REF. | GND - 0.3 |  | 0.4 | V |
| $\mathrm{T}_{\mathrm{R}} / \mathrm{T}_{\mathrm{F}}$ | Input Rise/Fall Time | CLKSEL, SD/OE, SEL1/SDA, SELO/SCL. |  |  | 300 | ns |

## Table 8. CLKIN Electrical Characteristics

$V_{D D A}, V_{D D D}, V_{D D O 0}=3.3 \mathrm{~V} \pm 5 \%, 2.5 \mathrm{~V} \pm 5 \%, 1.8 \mathrm{~V} \pm 5 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless stated otherwise.

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SWING }}$ | Input Amplitude - CLKIN, CLKINB | Peak to peak value, single-ended. | 200 |  | 1200 | mV |
| $\mathrm{dv/dt}$ | Input Slew Rate - CLKIN, CLKINB | Measured differentially. | 0.4 |  | 8 | $\mathrm{~V} / \mathrm{ns}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Leakage Low Current | $\mathrm{V}_{\text {IN }}=$ GND. | -5 |  | 5 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{HH}}$ | Input Leakage High Current | $\mathrm{V}_{\mathbb{I N}}=1.7 \mathrm{~V}$. |  |  | 20 | $\mu \mathrm{~A}$ |
| $\mathrm{DC}_{\mathbb{I N}}$ | Input Duty Cycle | Measurement from differential <br> waveform. | 45 |  | 55 | $\%$ |

Table 9. Electrical Characteristics - CMOS Outputs
$\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DDD}}, \mathrm{V}_{\mathrm{DDOO}}=3.3 \mathrm{~V} \pm 5 \%, 2.5 \mathrm{~V} \pm 5 \%, 1.8 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless stated otherwise.

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}(3.3 \mathrm{~V}),-12 \mathrm{~mA}(2.5 \mathrm{~V})$. | $0.7 \times \mathrm{V}_{\text {DDO }}$ |  | $V_{\text {DDO }}$ | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}(1.8 \mathrm{~V})$. | $0.5 \times \mathrm{V}_{\text {DDO }}$ |  | $V_{\text {DDO }}$ | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}(3.3 \mathrm{~V}), 12 \mathrm{~mA}(2.5 \mathrm{~V}), 8 \mathrm{~mA}(1.8 \mathrm{~V})$. |  |  | 0.45 | V |
| $\mathrm{R}_{\text {OUT }}$ | Output Driver Impedance | CMOS output driver. |  | 17 |  | $\Omega$ |
| $\mathrm{T}_{\text {SR }}$ | Slew Rate, SLEW[1:0] $=00$ | Single-ended 3.3V LVCMOS output clock rise and fall time, $20 \%$ to $80 \%$ of $\mathrm{V}_{\text {DDO }}$ (output load $=5 \mathrm{pF}$ ) $V_{D D O X}=3.3 \mathrm{~V}$. | 1.0 | 2.2 |  | V/ns |
|  | Slew Rate, SLEW[1:0] $=01$ |  | 1.2 | 2.3 |  |  |
|  | Slew Rate, SLEW[1:0] = 10 |  | 1.3 | 2.4 |  |  |
|  | Slew Rate, SLEW[1:0] = 11 |  | 1.7 | 2.7 |  |  |
|  | Slew Rate, SLEW[1:0] $=00$ | Single-ended 2.5V LVCMOS output clock rise and fall time, $20 \%$ to $80 \%$ of $V_{\text {DDO }}$ (output load $=5 \mathrm{pF}$ ) $V_{D D O X}=2.5 \mathrm{~V}$. | 0.6 | 1.3 |  |  |
|  | Slew Rate, SLEW[1:0] = 01 |  | 0.7 | 1.4 |  |  |
|  | Slew Rate, SLEW[1:0] $=10$ |  | 0.6 | 1.4 |  |  |
|  | Slew Rate, SLEW[1:0] = 11 |  | 1.0 | 1.7 |  |  |
|  | Slew Rate, SLEW[1:0] $=00$ | Single-ended 1.8V LVCMOS output clock rise and fall time, $20 \%$ to $80 \%$ of $\mathrm{V}_{\text {DDO }}$ (output load $=5 \mathrm{pF}$ ) $V_{D D}=1.8 \mathrm{~V}$. | 0.3 | 0.7 |  |  |
|  | Slew Rate, SLEW[1:0] = 01 |  | 0.4 | 0.8 |  |  |
|  | Slew Rate, SLEW[1:0] = 10 |  | 0.4 | 0.9 |  |  |
|  | Slew Rate, SLEW[1:0] = 11 |  | 0.7 | 1.2 |  |  |
| Iozdo | Output Leakage Current (OUT1-4) | Tri-state outputs. |  |  | 5 | $\mu \mathrm{A}$ |
|  | Output Leakage Current (OUTO) | Tri-state outputs. |  |  | 30 | $\mu \mathrm{A}$ |

Table 10. Electrical Characteristics - LVDS Outputs
$\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DDD}}, \mathrm{V}_{\mathrm{DDOO}}=3.3 \mathrm{~V} \pm 5 \%, 2.5 \mathrm{~V} \pm 5 \%, 1.8 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless stated otherwise.

| Symbol | Parameter | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OT }}(+)$ | Differential Output Voltage for the TRUE Binary State | 247 |  | 454 | mV |
| $\mathrm{V}_{\text {OT }}(-)$ | Differential Output Voltage for the FALSE Binary State | -454 |  | -247 | mV |
| $\Delta V_{\text {OT }}$ | Change in $\mathrm{V}_{\text {OT }}$ between Complimentary Output States |  |  | 50 | mV |
| $\mathrm{V}_{\text {OS }}$ | Output Common Mode Voltage (Offset Voltage) at $3.3 \mathrm{~V} \pm 5 \%, 2.5 \mathrm{~V} \pm 5 \%$ | 1.125 | 1.25 | 1.375 | V |
|  | Output Common Mode Voltage (Offset Voltage) at $1.8 \mathrm{~V} \pm 5 \%$ | 0.8 | 0.875 | 0.96 | V |
| $\Delta \mathrm{V}_{\text {OS }}$ | Change in $\mathrm{V}_{\text {OS }}$ between Complimentary Output States |  |  | 50 | mV |
| los | Outputs Short Circuit Current, $\mathrm{V}_{\text {OUT }}+$ or $\mathrm{V}_{\text {OUT }}-=0 \mathrm{~V}$ or $\mathrm{V}_{\text {DDO }}$ |  | 9 | 24 | mA |
| IOSD | Differential Outputs Short Circuit Current, $\mathrm{V}_{\text {OUT }}{ }^{+}=\mathrm{V}_{\text {OUT }}{ }^{-}$ |  | 6 | 12 | mA |
| $\mathrm{T}_{\mathrm{R}}$ | LVDS rise time 20\%-80\% |  | 300 |  | ps |
| $\mathrm{T}_{\mathrm{F}}$ | LVDS fall time 80\%-20\% |  | 300 |  | ps |

Table 11. Electrical Characteristics - LVPECL Outputs
$V_{D D A}, V_{D D D}, V_{D D O 0}=3.3 \mathrm{~V} \pm 5 \%, 2.5 \mathrm{~V} \pm 5 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless stated otherwise.

| Symbol | Parameter | Minimum | Typical | Maximum | Units |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage High, Terminated through $50 \Omega$ tied to $\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{DDO}}-1.19$ |  | $\mathrm{~V}_{\mathrm{DDO}}-0.69$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Voltage Low, Terminated through $50 \Omega$ tied to $\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{DDO}}-1.94$ |  | $\mathrm{~V}_{\mathrm{DDO}}-1.4$ | V |
| $\mathrm{~V}_{\text {SWING }}$ | Peak-to-Peak Differential Output Voltage Swing | 1.1 |  | 2 | V |
| $\mathrm{~T}_{\mathrm{R}}$ | LVPECL rise time $20 \%-80 \%$ |  | 400 |  | ps |
| $\mathrm{T}_{\mathrm{F}}$ | LVPECL fall time $80 \%-20 \%$ |  | 400 |  | ps |

Table 12. Electrical Characteristics - HCSL Outputs ${ }^{1}$
$V_{D D A}, V_{D D D}, V_{D D O 0}=3.3 \mathrm{~V} \pm 5 \%, 2.5 \mathrm{~V} \pm 5 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless stated otherwise.

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{dV} / \mathrm{dt}$ | Slew Rate | Scope averaging on ${ }^{2,3}$. | 1 |  | 4 | V/ns |
| $\Delta \mathrm{dV} / \mathrm{dt}$ | Slew Rate Matching | Scope averaging on ${ }^{2,3}$. |  |  | 20 |  |
| $\mathrm{~V}_{\text {MAX }}$ | Maximum Voltage | Measurement on single-ended signal using absolute |  |  | 1150 | mV |
| $\mathrm{V}_{\text {MIN }}$ | Minimum Voltage | value (scope averaging off). | -300 |  |  | mV |
| $\mathrm{V}_{\text {SWING }}$ | Voltage Swing | Scope averaging off $2,6$. | 300 |  |  | mV |
| $\mathrm{V}_{\text {CROSS }}$ | Crossing Voltage Value | Scope averaging off $4,6$. | 250 |  | 550 | mV |
| $\Delta \mathrm{V}_{\text {CROSS }}$ | Crossing Voltage Variation | Scope averaging off ${ }^{5}$. |  |  | 140 | mV |

${ }^{1}$ Guaranteed by design and characterization. Not $100 \%$ tested in production.
${ }^{2}$ Measured from differential waveform.
${ }^{3}$ Slew rate is measured through the $V_{\text {SWING }}$ voltage range centered around differential 0 V . This results in a $\pm 150 \mathrm{mV}$ window around differential 0 V .
${ }^{4} V_{\text {CROSS }}$ is defined as voltage where Clock = Clock\# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock\# falling).
${ }^{5}$ The total variation of all $\mathrm{V}_{\text {CROSS }}$ measurements in any particular system. Note that this is a subset of $\mathrm{V}_{\text {CROSS }} \min /$ max $\left(\mathrm{V}_{\text {CROSS }}\right.$ absolute) allowed. The intent is to limit $\mathrm{V}_{\text {CROSS }}$ induced modulation by setting $\Delta \mathrm{V}_{\text {CROSS }}$ to be smaller than $\mathrm{V}_{\text {CROSS }}$ absolute.
${ }^{6}$ Measured from single-ended waveform.
Table 13. Spread Spectrum Generation Specifications

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SSOUT }}$ | Spread Frequency | Output frequency range for spread spectrum. | 5 |  | 300 | MHz |
| $\mathrm{f}_{\text {MOD }}$ | Mod Frequency | Modulation frequency. | 30 to 63 |  | kHz |  |
| $\mathrm{f}_{\text {SPREAD }}$ | Spread Value | Amount of spread value (programmable)-center spread. | $\pm 0.1 \%$ to $\pm 2.5 \%$ |  | $\% f_{\text {OUT }}$ |  |
|  |  | Amount of spread value (programmable)-down spread. | $-0.2 \%$ to $-5 \%$ |  |  |  |

## $I^{2} \mathrm{C}$ Bus Characteristics

Table 14. $I^{\mathbf{2}} \mathbf{C}$ Bus (SCL/SDA) DC Characteristics

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level | For SEL1/SDA pin and SELO/SCL pin. | $0.7 \times V_{\text {DDD }}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level | For SEL1/SDA pin and SELO/SCL pin. |  |  | $0.3 \times \mathrm{V}_{\text {DDD }}$ | V |
| $\mathrm{V}_{\mathrm{HYS}}$ | Hysteresis of Inputs |  | $0.05 \times \mathrm{V}_{\text {DDD }}$ |  |  | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Leakage Current |  | -1 |  | 36 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$. |  |  | 0.45 | V |

Table 15. $I^{2} \mathbf{C}$ Bus (SCL/SDA) AC Characteristics

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {SCLK }}$ | Serial Clock Frequency (SCL) | - | 10 |  | 400 | kHz |
| $t_{\text {BUF }}$ | Bus Free Time between Stop and Start | - | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU:START }}$ | Setup Time, Start | - | 0.6 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {HD: START }}$ | Hold Time, Start | - | 0.6 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {SU:DATA }}$ | Setup Time, Data Input (SDA) | - | 0.1 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {HD: DATA }}$ | Hold Time, Data Input (SDA) ${ }^{1}$ | - | 0 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {OVD }}$ | Output Data Valid from Clock | - |  |  | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{B}}$ | Capacitive Load for Each Bus Line | - |  |  | 400 | pF |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time, Data and Clock (SDA, SCL) | - | $20+0.1 \times \mathrm{C}_{\mathrm{B}}$ |  | 300 | ns |
| $t_{\text {F }}$ | Fall Time, Data and Clock (SDA, SCL) | - | $20+0.1 \times C_{B}$ |  | 300 | ns |
| $t_{\text {HIGH }}$ | High Time, Clock (SCL) | - | 0.6 |  |  | $\mu \mathrm{s}$ |
| tow | Low Time, Clock (SCL) | - | 1.3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU:STOP }}$ | Setup Time, Stop | - | 0.6 |  |  | $\mu \mathrm{s}$ |

${ }^{1}$ A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the $\mathrm{V}_{\mathrm{IH}(\mathrm{MIN})}$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.
${ }^{2} I^{2} \mathrm{C}$ inputs are 3.3 V tolerant.

## Test Loads

Figure 2. LVCMOS Test Load


Figure 3. HCSL Test Load


Figure 4. LVDS Test Load


Figure 5. LVPECL Test Load


## Jitter Performance Characteristics

Figure 6. Typical Phase Jitter Plot at 156.25 MHz

## Agilent E5052A Signal Source Analyzer



Note: Measured with OUT2 $=156.25 \mathrm{MHz}$ on, 39.625 MHz input.
Table 16. Jitter Performance $\mathbf{1 , 2}^{\mathbf{1}}$

| Symbol | Parameter | Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $J_{\text {CY-CY }}$ | Cycle to Cycle Jitter | LVCMOS $3.3 \mathrm{~V} \pm 5 \%,-40^{\circ} \mathrm{C}-90^{\circ} \mathrm{C}$. |  | 5 | 30 | ps |
|  |  | All differential outputs $3.3 \mathrm{~V} \pm 5 \%,-40^{\circ} \mathrm{C}-90^{\circ} \mathrm{C}$. |  | 25 | 35 | ps |
| J PK-PK | Period Jitter | LVCMOS 3.3V $\pm 5 \%$, $-40^{\circ} \mathrm{C}-90^{\circ} \mathrm{C}$. |  | 28 | 40 | ps |
|  |  | All differential outputs $3.3 \mathrm{~V} \pm 5 \%,-40^{\circ} \mathrm{C}-90^{\circ} \mathrm{C}$. |  | 4 | 30 | ps |
| $J_{\text {RMS }}$ | RMS Phase Jitter (12kHz-20MHz) | LVCMOS $3.3 \mathrm{~V} \pm 5 \%,-40^{\circ} \mathrm{C}-90^{\circ} \mathrm{C}$. |  | 0.3 |  | ps |
|  |  | All differential outputs $3.3 \mathrm{~V} \pm 5 \%,-40^{\circ} \mathrm{C}-90^{\circ} \mathrm{C}$. |  | 0.5 |  | ps |

[^1]
## PCI Express Jitter Performance and Specification

Table 17. PCI Express Jitter Performance (Spread Spectrum = Off)

| Parameter | Symbol | Conditions | Minimum | Typical | Maximum | Limit | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCle Phase Jitter (Common Clocked Architectures) | $\mathrm{t}_{\text {jphPCleG1-CC }}$ | $\begin{gathered} \text { PCle Gen1 }(2.5 \mathrm{GT} / \mathrm{s}) \\ \text { SSC }=0 \mathrm{FF} \end{gathered}$ |  | 4 |  | 86 | $\begin{gathered} \text { ps } \\ (\mathrm{p} \text { p) } \end{gathered}$ | 1,2 |
|  | $\mathrm{t}_{\text {jphPCleG2-CC }}$ | PCle Gen2 Lo Band (5.0 GT/s) SSC = OFF |  | 0.05 |  | 3 | $\begin{gathered} \mathrm{ps} \\ \text { (RMS) } \end{gathered}$ | 1,2 |
|  |  | PCle Gen2 Hi Band (5.0 GT/s) SSC = OFF |  | 0.22 |  | 3.1 | $\begin{gathered} \mathrm{ps} \\ \text { (RMS) } \end{gathered}$ | 1,2 |
|  | $\mathrm{t}_{\text {jphPCleG3-CC }}$ | $\begin{aligned} & \text { PCle Gen3 ( } 8.0 \mathrm{GT} / \mathrm{s} \text { ) } \\ & \text { SSC }=0 \mathrm{FF} \end{aligned}$ |  | 0.12 |  | 1 | $\begin{gathered} \mathrm{ps} \\ \text { (RMS) } \end{gathered}$ | 1,2 |
|  | $\mathrm{t}_{\text {jphPCleG4-CC }}$ | $\begin{gathered} \text { PCle Gen4 (16.0 GT/s) } \\ \text { SSC }=0 \text { OFF } \end{gathered}$ |  | 0.12 |  | 0.5 | $\begin{gathered} \text { ps } \\ (\mathrm{RMS}) \end{gathered}$ | 1,2,3,4 |
|  | $\mathrm{t}_{\text {jphPCleG5-CC }}$ | $\begin{gathered} \text { PCle Gen5 ( } 32.0 \mathrm{GT} / \mathrm{s} \text { ) } \\ \text { SSC }=0 \mathrm{FF} \end{gathered}$ |  | 0.05 |  | 0.15 | $\begin{gathered} \mathrm{ps} \\ \text { (RMS) } \end{gathered}$ | 1,2,3,5 |
| PCle Phase Jitter (SRNS Architectures) | $\mathrm{t}_{\text {jphPCleG1-SRNS }}$ | $\begin{gathered} \text { PCle Gen1 ( } 2.5 \mathrm{GT} / \mathrm{s} \text { ) } \\ \text { SSC }=\text { OFF } \end{gathered}$ |  | 0.3 |  | N/A | $\begin{gathered} \mathrm{ps} \\ (\mathrm{p}-\mathrm{p}) \end{gathered}$ | 1,2,6 |
|  | $\mathrm{t}_{\text {jphPCleG2-SRNS }}$ | $\begin{gathered} \text { PCle Gen2 }(5.0 \mathrm{GT} / \mathrm{s}) \\ \mathrm{SSC}=0 \mathrm{OF} \end{gathered}$ |  | 0.26 |  |  | $\begin{gathered} \text { ps } \\ \text { (RMS) } \end{gathered}$ | 1,2,6 |
|  | $\mathrm{t}_{\text {jphPCleG3-SRNS }}$ | $\begin{gathered} \text { PCle Gen3 }(8.0 \mathrm{GT} / \mathrm{s}) \\ \mathrm{SSC}=0 \mathrm{FF} \end{gathered}$ |  | 0.07 |  |  | $\begin{gathered} \mathrm{ps} \\ (\mathrm{RMS}) \end{gathered}$ | 1,2,6 |
|  | $\mathrm{t}_{\text {jphPCleG4-SRNS }}$ | $\begin{gathered} \text { PCle Gen4 (16.0 GT/s) } \\ \text { SSC }=0 \text { OFF } \end{gathered}$ |  | 0.07 |  |  | $\begin{gathered} \mathrm{ps} \\ \text { (RMS) } \end{gathered}$ | 1,2,6 |
|  | $\mathrm{t}_{\text {jhhPCleG5-SRNS }}$ | $\begin{gathered} \text { PCle Gen5 (32.0 GT/s) } \\ \text { SSC }=0 \mathrm{FF} \end{gathered}$ |  | 0.07 |  |  | $\begin{gathered} \text { ps } \\ \text { (RMS) } \end{gathered}$ | 1,2,6 |

[^2]Table 18. PCI Express Jitter Performance (Spread Spectrum = On)

| Parameter | Symbol | Conditions | Minimum | Typical | Maximum | Limit | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCle Phase Jitter (Common Clocked Architectures) | $t_{\text {jphPCleG1-CC }}$ | $\begin{gathered} \text { PCle Gen } 1 \text { ( } 2.5 \mathrm{GT} / \mathrm{s} \text { ) } \\ \text { SSC } \leq-0.5 \% \end{gathered}$ |  | 16 |  | 86 | $\begin{gathered} \text { ps } \\ (\mathrm{p}-\mathrm{p}) \end{gathered}$ | 1,2 |
|  | $t_{\text {jphPCleG2-CC }}$ | PCle Gen 2 Lo Band (5.0 GT/s) SSC $\leq-0.5 \%$ |  | 0.02 |  | 3 | $\begin{gathered} \mathrm{ps} \\ \text { (RMS) } \end{gathered}$ | 1,2 |
|  |  | PCle Gen 2 Hi Band (5.0 GT/s) SSC $\leq-0.5 \%$ |  | 0.92 |  | 3.1 | $\begin{gathered} \mathrm{ps} \\ \text { (RMS) } \end{gathered}$ | 1,2 |
|  | $t_{\text {jphPCleG3-CC }}$ | PCle Gen 3 ( $8.0 \mathrm{GT} / \mathrm{s}$ ) SSC $\leq-0.5 \%$ |  | 0.37 |  | 1 | ps (RMS) | 1,2 |
|  | $t_{\text {jphPCleG4-CC }}$ | $\begin{gathered} \text { PCle Gen } 4 \text { ( } 16.0 \mathrm{GT} / \mathrm{s} \text { ) } \\ \text { SSC } \leq-0.5 \% \end{gathered}$ |  | 0.37 |  | 0.5 | ps (RMS) | 1,2,3,4 |
|  | $\mathrm{t}_{\text {jphPCleG5-CC }}$ | $\begin{gathered} \text { PCle Gen } 5(32.0 \mathrm{GT} / \mathrm{s}) \\ \mathrm{SSC} \leq-0.5 \% \end{gathered}$ |  | N/A |  | 0.15 | ps (RMS) | 1,2,3,5 |
| PCle Phase Jitter (SRIS Architectures) | $t_{\text {jphPCleG1-SRIS }}$ | $\begin{gathered} \text { PCle Gen } 1(2.5 \mathrm{GT} / \mathrm{s}) \\ \mathrm{SSC} \leq-0.3 \% \end{gathered}$ |  | 14 |  | N/A | $\begin{gathered} \text { ps } \\ (\mathrm{p}-\mathrm{p}) \end{gathered}$ | 1,2,6 |
|  | $\mathrm{t}_{\text {jphPCleG2-SRIS }}$ | $\begin{gathered} \text { PCle Gen } 2(5.0 \mathrm{GT} / \mathrm{s}) \\ \mathrm{SSC} \leq-0.3 \% \end{gathered}$ |  | 1.4 |  |  | $\begin{gathered} \text { ps } \\ \text { (RMS) } \end{gathered}$ | 1,2,6 |
|  | $\mathrm{t}_{\text {jphPCleG3-SRIS }}$ | $\begin{gathered} \text { PCle Gen } 3(8.0 \mathrm{GT} / \mathrm{s}) \\ \mathrm{SSC} \leq-0.3 \% \end{gathered}$ |  | 0.42 |  |  | $\begin{gathered} \text { ps } \\ \text { (RMS) } \end{gathered}$ | 1,2,6 |
|  | $\mathrm{t}_{\text {jphPCleG4-SRIS }}$ | PCle Gen 4 (16.0 GT/s) SSC $\leq-0.3 \%$ |  | 0.36 |  |  | $\begin{gathered} \text { ps } \\ \text { (RMS) } \end{gathered}$ | 1,2,6 |
|  | $\mathrm{t}_{\text {jphPCleG5-SRIS }}$ | $\begin{gathered} \text { PCle Gen } 5(32.0 \mathrm{GT} / \mathrm{s}) \\ \mathrm{SSC} \leq-0.3 \% \end{gathered}$ |  | N/A |  |  | $\begin{gathered} \text { ps } \\ \text { (RMS) } \end{gathered}$ | 1,2,6 |

${ }^{1}$ The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table.
2 Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of $20 \mathrm{GS} / \mathrm{s}$ or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200 MHz (at 300 MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the $2.5 \mathrm{GT} / \mathrm{s}$ data rate, the RMS jitter is converted to peak to peak jitter using a multiplication factor of 8.83 . In the case where real-time oscilloscope and PNA measurements have both been done and produce different results, the RTO result must be used.
${ }^{3}$ SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC content.
${ }^{4}$ Note that 0.7 ps RMS is to be used in channel simulations to account for additional noise in a real system.
${ }^{5}$ Note that 0.25 ps RMS is to be used in channel simulations to account for additional noise in a real system.
${ }^{6}$ While the PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, it does not provide specification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by 02.

## Features and Functional Blocks

## Device Startup and Power-On-Reset

The device has an internal power-up reset (POR) circuit. All $V_{D D}$ S must be connected to desired supply voltage to trigger POR.

User can define specific default configurations through internal One-Time-Programmable (OTP) memory. Either customer or factory can program the default configuration. Please refer to VersaClock 6E Family Register Descriptions and Programming Guide for details or contact Renesas if a specific factory-programmed default configuration is required.

Device will identity which of the 2 modes to operate in by the state of OUTO_SEL_I2CB pin at POR. Both of the 2 modes default configurations can be programmed as stated above.

1. Software Mode ( $I^{2} \mathrm{C}$ ): OUTO_SEL_I2CB is low at POR. ${ }^{2} \mathrm{C}$ interface will be open to users for in-system programming, overriding device default configurations at any time.
2. Hardware Select Mode: OUTO_SEL_I2CB is high at POR. Device has been programmed to load OTP at power-up (REGO[7]=1). The device will load internal registers according to Table 19. Power-up Behavior.
Internal OTP memory can support up to 4 configurations, selectable by SELO/SEL1 pins.
At POR, logic levels at SELO and SEL1 pins must be settled, resulting the selected configuration to be loaded at power up.
After the first 10 ms of operation, the levels of the SELx pins can be changed, either to low or to the same level as $V_{D D D} / V_{\text {DDA }}$. The SELx pins must be driven with a digital signal of < 300 ns rise/fall time and only a single pin can be changed at a time. After a pin level change, the device must not be interrupted for at least 1 ms so that the new values have time to load and take effect.

Table 19. Power-up Behavior

| OUTO_SEL_I2CB <br> at POR | SEL1 | SEL0 | I $^{2} C$ <br> Access | REG0:7 | Config |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | No | 0 | 0 |
| 1 | 0 | 1 | No | 0 | 1 |
| 1 | 1 | 0 | No | 0 | 2 |
| 1 | 1 | 1 | No | 0 | 3 |
| 0 | $X$ | $X$ | Yes | 1 | $I^{2} C$ <br> defaults |
| 0 | $X$ | $X$ | Yes | 0 | 0 |

## Reference Clock and Selection

The device supports up to two clock inputs.

- Crystal input, can be driven by a single-ended clock.
- Clock input (CLKIN, CLKINB), a fully differential input that only accepts a reference clock. A single-ended clock can also drive it on CLKIN.

Figure 7. Clock Input Diagram, Internal Logic


## Manual Switchover

The CLKSEL pin selects the input clock between either XTAL/REF or (CLKIN, CLKINB).
CLKSEL polarity can be changed by $I^{2} \mathrm{C}$ programming (Byte $0 \times 13[1]$ ) as shown in the table below.
$0=$ XIN/REF, XOUT (default); $1=$ CLKIN, CLKINB.
Table 20. Input Clock Select

| PRIMSRC | CLKSEL | Source |
| :---: | :---: | :---: |
| 0 | 0 | XIN/REF |
| 0 | 1 | CLKIN, CLKINB |
| 1 | 0 | CLKIN, CLKINB |
| 1 | 1 | XIN/REF |

When SM[1:0] is " $0 x$ ", the redundant inputs are in manual switchover mode. In this mode, CLKSEL pin is used to switch between the primary and secondary clock sources. The PRIMSRC bit determines the primary and secondary clock source setting. During the switchover, no glitches will occur at the output of the device, although there may be frequency and phase drift, depending on the exact phase and frequency relationship between the primary and secondary clocks.

## Internal Crystal Oscillator (XIN/REF)

## Choosing Crystals

A crystal manufacturer will calibrate its crystals to the nominal frequency with a certain load capacitance value. When the oscillator load capacitance matches the crystal load capacitance, the oscillation frequency will be accurate. When the oscillator load capacitance is lower than the crystal load capacitance, the oscillation frequency will be higher than nominal and vice versa so for an accurate oscillation frequency you need to make sure to match the oscillator load capacitance with the crystal load capacitance.

## Tuning the Crystal Load Capacitor



Cs1 and Cs2 are stray capacitances at each crystal pin and typical values are between 1 pF and 3 pF .

Ce1 and Ce 2 are additional external capacitors, increasing the load capacitance reduces the oscillator gain so please consult the factory when adding Ce 1 and/or Ce 2 to avoid crystal startup issues. Ci 1 and Ci 2 are integrated programmable load capacitors, one at XIN and one at XOUT. Ci 1 and Ci 2 .

The value of each capacitor is composed of a fixed capacitance amount plus a variable capacitance amount set with the XTAL[5:0] register.

Ci 1 and Ci 2 are commonly programmed to be the same value. Adjustment of the crystal tuning capacitors allows maximum flexibility to accommodate crystals from various manufacturers. The range of tuning capacitor values available are in accordance with the following table.
$\mathrm{Ci} 1 / \mathrm{Ci} 2$ starts at 9 pF with setting 000000 b and can be increased up to 25 pF with setting 111111 b . The step per bit is 0.5 pF .

Table 21. XTAL[5:0] Tuning Capacitor

| Parameter | Bits | Step (pF) | Minimum (pF) | Maximum (pF) |
| :---: | :---: | :---: | :---: | :---: |
| XTAL | 6 | 0.5 | 9 | 25 |

You can write the following equation for this capacitance:
$\mathrm{Ci}=9 \mathrm{pF}+0.5 \mathrm{pF} \times \mathrm{XTAL}[5: 0]$
$\mathrm{C}_{\mathrm{XIN}}=\mathrm{Ci} 1+\mathrm{Cs} 1+\mathrm{Ce} 1$
$C_{\text {XOUT }}=\mathrm{Ci}_{2}+\mathrm{Cs} 2+\mathrm{Ce} 2$
The final load capacitance of the crystal:
$C_{L}=C_{\text {XIN }} \times C_{\text {XOUT }} /\left(C_{\text {XIN }}+C_{\text {XOUT }}\right)$
It is recommended to set the same value for capacitors the same at each crystal pin, meaning:
$C_{\text {XIN }}=C_{\text {XOUT }}$
Example 1: The crystal load capacitance is specified as 8 pF and the stray capacitance at each crystal pin is $\mathrm{Cs}=1.5 \mathrm{pF}$. Assuming equal capacitance value at XIN and XOUT, the equation is as follows:
$8 p F=(9 p F+0.5 p F \times X T A L[5: 0]+1.5 p F) / 2$
So, XTAL[5:0] = 11 (decimal).
Example 2: The crystal load capacitance is specified as 12 pF and the stray capacitance Cs is unknown. Footprints for external capacitors Ce are added and a worst case Cs of 5 pF is used. For now we use $\mathrm{Cs}+\mathrm{Ce}=5 \mathrm{pF}$ and the right value for Ce can be determined later to make 5 pF together with Cs .
$12 p F=(9 p F+0.5 p F \times$ XTAL[5:0] $+5 p F) / 2$
So, XTAL[5:0] = 20 (decimal).

Table 22. Recommended Crystal Characteristics

| Parameter | Minimum | Typical | Maximum | Units |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Mode of Oscillation | Fundamental |  |  |  |  |
| Frequency | 8 | 25 | 40 | MHz |  |
| Equivalent Series Resistance (ESR) |  | 10 | 100 | $\Omega$ |  |
| Shunt Capacitance |  |  | 7 | pF |  |
| Load Capacitance $\left(C_{\mathrm{L}}\right)$ at $<=25 \mathrm{MHz}$ | 6 | 8 | 12 | pF |  |
| Load Capacitance $\left(\mathrm{C}_{\mathrm{L}}\right)>25 \mathrm{MHz}$ to 40 MHz | 6 |  | 8 | pF |  |
| Maximum Crystal Drive Level |  |  | 100 | $\mu W$ |  |

## Programmable Loop Filter

The device PLL loop bandwidth range depends on the input reference frequency (Fref).

Table 23. Loop Filter Settings

| Input Reference <br> Frequency (MHz) | Loop Bandwidth <br> Minimum (kHz) | Loop Bandwidth <br> Maximum (kHz) |
| :---: | :---: | :---: |
| 1 | 40 | 126 |
| 350 | 300 | 1000 |

## Fractional Output Dividers (FOD)

The device has 4 fractional output dividers (FOD). Each of the FODs are comprised of a 12 -bit integer counter, and a 24 -bit fractional counter. The output divider can operate in integer divide only mode for improved performance, or utilize the fractional counters to generate a clock frequency accurate to 50ppb.
FOD has the following features:

## Individual Spread Spectrum Modulation

The output clock frequencies can be modulated to spread energy across a broader range of frequencies, lowering system EMI.
Each divider has individual spread ability. Spread modulation independent of output frequency, a triangle wave modulation between 30 and 63 kHz .

Spread spectrum can be applied to any output clock, any clock frequency, and any spread amount from $\pm 0.25 \%$ to $\pm 2.5 \%$ center-spread and $-0.5 \%$ to $-5 \%$ down-spread.

## Bypass Mode

Bypass mode (divide by 1 ) to allow the output to behave as a buffered copy from the input or another FOD.

## Cascaded Mode

As shown in the block diagram, FODs can be cascaded for lower output frequency.
For example, user currently has OUT1 running at 12.288 MHz and needs another 48 kHz output. The user can cascade FOD2 by taking input from OUT1, with a divide ratio of 256. In this way, OUT 2 is running at 48 kHz while in alignment with 12.288 MHz on OUT1.

## Dividers Alignment

Each output divider block has a synchronizing pulse to provide startup alignment between outputs dividers. This allows alignment of outputs for low skew performance.

When device is at hardware select mode outputs will be automatically aligned at POR. The same synchronization reset is also triggered when switching between configurations with the SELO/1 pins. This ensures that the outputs remain aligned in every configuration.
When using software mode $\mathrm{I}^{2} \mathrm{C}$ to reprogram an output divider during operation, alignment can be lost. Alignment can be restored by manually triggering the reset through $I^{2} \mathrm{C}$.

The outputs are aligned on the falling edges of each output by default. Rising edge alignment can also be achieved by utilizing the programmable skew feature to delay the faster clock by 180 degrees. The programmable skew feature also allows for fine tuning of the alignment.

## Programmable Skew

The device has the ability to skew outputs by quadrature values. The skew on each output can be adjusted from 0 to 360 degrees. Skew is adjusted in units equal to $1 / 32$ of the VCO period. So, for 100 MHz output and a 2800 MHz VCO, you can select how many 11.161 ps units you want added to your skew (resulting in units of 0.402 degrees). For example, $0,0.402,0.804,1.206,1.408$, and so on. The granularity of the skew adjustment is always dependent on the VCO period and the output period.

## Output Drivers

The device output drivers support the following features individually:

- 2.5 V or 3.3 V voltage level for HCSL/LVPECL operation
- $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3 V voltage levels for CMOS/LVDS operation
- CMOS supports 4 operating modes:
- CMOSD: OUTx and OUTxB 180 degrees out of phase
- CMOSX2: OUTx and OUTxB phase-aligned
- CMOS1: only OUTx pin is on
- CMOS2: only OUTxB pin is on

When a given output is configured to at CMOSD or CMOSX2, then all previously described configuration and control apply equally to both pins.

- Independent output enable/disabled by register bits. When disabled, an output can be either in a logic 1 state or Hi-Z.

The following options are used to disable outputs:

1. Output turned off by $\mathrm{I}^{2} \mathrm{C}$.
2. Output turned off by SD/OE pin.
3. Output unused, which means is turned off regardless of OE pin status.

## SD/OE Pin Function

SD/OE pin can be programmed as following functions:

1. OE output enable (low active).
2. OE output enable (high active).
3. Global shutdown (low active).
4. Global shutdown (high active).

Output behavior when disabled is also programmable. User will have the option to choose output driver behavior when it's off:

1. OUTx pin high, OUTxB pin low. (Controlled by SD/OE pin).
2. OUTx/OUTxB Hi-Z (Controlled by SD/OE pin).
3. OUTx pin high, OUTxB pin low. (Configured through $I^{2} C$ ).
4. OUTx/OUTxB Hi-Z (Configured by I ${ }^{2} \mathrm{C}$ ).

The user has the option to disable the output with either $I^{2} \mathrm{C}$ or SD/OE pin. Refer to VersaClock 6E Family Register Descriptions and Programming Guide for details.

## $\mathbf{I}^{\mathbf{2}} \mathbf{C}$ Operation

The device acts as a slave device on the $I^{2} \mathrm{C}$ bus using one of the two $I^{2} \mathrm{C}$ addresses ( $0 \times \mathrm{xDO}$ or $0 \times \mathrm{D} 4$ ) to allow multiple devices to be used in the system. The interface accepts byte-oriented block write and block read operations.
Address bytes(2 bytes) specify the register address of the byte position of the first register to write or read.
Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first).
Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data will not be moved into the registers until the STOP bit is received, at which point, all data received in the block write will be written simultaneously.
For full electrical $I^{2} C$ compliance, use external pull-up resistors for SDATA and SCLK.

Figure 8. $\mathbf{I}^{\mathbf{2}} \mathbf{C}$ R/W Sequence
Current Read

| $S$ | Dev Addr + R | A | Data 0 | A | Data 1 | A | 000 | A | Data n | Abar | $P$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Sequential Read

| s | Dev Addr + W | A | Reg start Addr | A | Sr | Dev Addr + R | A | Data 0 | A | Data 1 | A | $\bigcirc \circ \bigcirc$ | A | Data n | Abar | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Sequential Write

| S | Dev Addr + W | A | Reg start Addr | A | Data 0 | A | Data 1 | A |  | 00 | A | Data $n$ | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

[^3]
## Typical Application Circuits

Figure 9. Application Circuit Example


## Input - Driving the XIN/REF or CLKIN

## Driving XIN/REF with a CMOS Driver

In some cases, it is encouraged to have XIN/REF driven by a clock input for reasons like better SNR, multiple input select with device CLKIN, etc. The XIN/REF pin is able to take an input when its amplitude is between 500 mV and 1.2 V and the slew rate more than $0.2 \mathrm{~V} / \mathrm{ns}$.

The XIN/REF input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XOUT pin can be left floating.

Figure 10. Overdriving XIN with a CMOS Driver


Table 24. Nominal Voltage Divider Values for Overdriving XIN with Single-ended Driver

| LVCMOS Diver V DD $^{2}$ | Ro + Rs | R1 | R2 | V_XIN (peak) | Ro+Rs+R1+R2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 | 50.0 | 130 | 75 | 0.97 | 255 |
| 2.5 | 50.0 | 100 | 100 | 1.00 | 250 |
| 1.8 | 50.0 | 62 | 130 | 0.97 | 242 |

## Driving XIN with an LVPECL Driver

Figure 11 shows an example of the interface diagram for a +3.3 V LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XIN/REF input. It is recommended that all components in the schematics be placed in the layout; though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input. If the driver is 2.5 V LVPECL, the only change necessary is to use the appropriate value of R3.

Figure 11. Overdriving XIN with an LVPECL Driver


## Wiring the CLKIN Pin to Accept Single-ended Inputs

CLKIN cannot take a signal larger than 1.2 V pk-pk due to the 1.2 V regulated input inside. However, it is internally AC coupled so it is able to accept both LVDS and LVPECL input signals.

Occasionally, it is desired to have CLKIN to take CMOS levels. Below is an example showing how this can be achieved.
This configuration has three properties:

1. Total output impedance of Ro and Rs matches the $50 \Omega$ transmission line impedance.
2. Vrx voltage is generated at the CLKIN which maintains the LVCMOS driver voltage level across the transmission line for best $\mathrm{S} / \mathrm{N}$.
3. R1-R2 voltage divider values ensure that $\mathrm{Vrx} p-\mathrm{p}$ at CLKIN is less than the maximum value of 1.2 V .

Figure 12. Recommended Schematic for Driving CLKIN with LVCMOS Driver


Table 25 shows resistor values that ensure the maximum drive level for the CLKIN port is not exceeded for all combinations of $5 \%$ tolerance on the driver $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDOO}}$ and $5 \%$ resistor tolerances. The values of the resistors can be adjusted to reduce the loading for slower and weaker LVCMOS driver by increasing the impedance of the R1-R2 divider. To better assist this assessment, the total load (Ro + Rs + R1 + R2) on the driver is included in the table.

Table 25. Nominal Voltage Divider Values for Overdriving CLKIN with Single-ended Driver

| LVCMOS Diver VD | Ro + Rs | R1 | R2 | Vrx (peak) | Ro+Rs+R1+R2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 | 50.0 | 130 | 75 | 0.97 | 255 |
| 2.5 | 50.0 | 100 | 100 | 1.00 | 250 |
| 1.8 | 50.0 | 62 | 130 | 0.97 | 242 |

## Driving CLKIN with Differential Clock

CLKIN/CLKINB will accept DC coupled HCSL/LVPECL/LVDS signals.
Figure 13. CLKIN, CLKINB Input Driven by an HCSL Driver


## Output - Single-ended or Differential Clock Terminations

## LVDS Termination

For a general LVDS interface, the recommended value for the termination impedance (ZT) is between $90 \Omega$ and $132 \Omega$. The actual value should be selected to match the differential impedance (Zo) of your transmission line. A typical point-to-point LVDS design uses a $100 \Omega$ parallel resistor at the receiver and a $100 \Omega$. differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. The standard termination schematic as shown in figure Standard Termination or the termination of figure Optional Termination can be used, which uses a center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50 pF . In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the Renesas LVDS output. If using a non-standard termination, it is recommended to contact Renesas and confirm that the termination will function as intended.

Figure 14. Standard and Optional Terminations


## LVPECL Termination

The clock layout topology shown below is a typical termination for LVPECL outputs.
The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive $50 \Omega$ transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion.

For $\mathrm{V}_{\text {DDO }}=2.5 \mathrm{~V}$, the $\mathrm{V}_{\text {DDO }}-2 \mathrm{~V}$ is very close to ground level. The R3 in 2.5 V LVPECL output termination can be eliminated and the termination is shown in Figure 17, 2.5V LVPECL Output Termination.

Figure 15. 3.3V LVPECL Output Termination (1)


Figure 16. 3.3V LVPECL Output Termination (2)


Figure 17. 2.5V LVPECL Output Termination


Figure 18. 2.5V LVPECL Driver Termination (1)


Figure 19. 2.5V LVPECL Driver Termination (2)


## HCSL Termination

HCSL termination scheme applies to both 3.3 V and $2.5 \mathrm{~V} \mathrm{~V}_{\mathrm{DDO}}$.
Figure 20. HCSL Receiver Terminated


Figure 21. HCSL Source Terminated


## LVCMOS Termination

Each output pair can be configured as a standalone CMOS or dual-CMOS output driver. CMOSD driver termination example is shown below.

CMOS1 - Single CMOS active on OUTx pin.
CMOS2 - Single CMOS active on OUTxB pin.
CMOSD - Dual CMOS outputs active on both OUTx and OUTxB pins, 180 degrees out of phase.
CMOSX2 - Dual CMOS outputs active on both OUTx and OUTxB pins, in-phase.
Figure 22. LVCMOS Termination


## Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see Ordering Information for POD links). The package information is the most current data available and is subject to change without revision of this document.

## Marking Diagram



- Line 1: truncated part number.
- Line 2: "ddd" denotes dash code.
- Line 3:
- "YWW" is the last digit of the year and week that the part was assembled.
- "**" denotes sequential lot number.
- "\$" denotes mark code.


## Ordering Information

| Orderable Part Number | Package | Carrier Type | Temperature |
| :---: | :---: | :---: | :---: |
| 5P49V6965AdddNLGI | $4 \times 4 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch 24-VFQFPN | Tray | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| 5P49V6965AdddNLGI8 | $4 \times 4 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch 24-VFQFPN | Tape and Reel | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| 5P49V6965A000NLGI | $4 \times 4 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch 24-VFQFPN | Tray | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| 5P49V6965A000NLGI8 | $4 \times 4 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch 24-VFQFPN | Tape and Reel | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |

[^4]
## Revision History

| Revision Date | Description of Change |
| :--- | :--- |
| January 25, 2022 | Updated descriptive text in Output - Single-ended or Differential Clock Terminations, LVDS Termination <br> section. |
| July 6, 2021 | - Updated "non-standard termination" descriptive text in section LVDS Termination. <br> - Updated Package Outline Drawings section. |
| August 20, 2020 | Updated the slew rate terminology in section Driving XIN/REF with a CMOS Driver. |
| September 18, 2019 | - Updated Absolute Maximum Ratings table. <br> - Updated PCI Express Jitter Performance tables (Table 17 and Table 18). <br> - Updated Electrical Characteristics tables (Table 9, Table 11, and Table 14). |
| June 19, 2019 | - PCle specification updated. <br> - Added recommended power ramp time. <br> - Expanded spread spectrum value range. |
| August 31, 2018 | - I2C tolerant voltage footnote changed to 3.3V. |
| March 15, 2018 | UVDS Termination section allows AC-coupling for LVDS signals. |
| Undated schematics for Driving XIN/REF with a CMOS Driver and Driving XIN with an LVPECL Driver. |  |
| - Updated absolute maximum ratings for supply voltage to 3.6V. <br> - Updated typical and maximum values in Current Consumption table. <br> - Minor updates to AC Timing Characteristics, Electrical Characteristics - CMOS Outputs, and Electrical <br> Characteristics - LVDS Outputs tables. |  |



TOP VIEW


BOTTOM VIEW


SIDE VIEW


NOTES:

1. JEDEC compatible.
2. All dimensions are in mm and angles are in degrees.
3. Use $\pm 0.05 \mathrm{~mm}$ for the non-toleranced dimensions.
4. Numbers in () are for references only.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Disclaimer Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks


[^0]:    ${ }^{1} I_{\text {DDCORE }}=I_{\text {DDA }}+I_{\text {DDD }}$.
    ${ }^{2}$ Measured into a 5 " $50 \Omega$ trace. See Test Loads section for more details.
    ${ }^{3}$ Single CMOS driver active.

[^1]:    ${ }^{1}$ Measured with 25 MHz crystal input.
    ${ }^{2}$ Configured with OUT0 $=25 \mathrm{MHz}-$ LVCMOS; OUT1 $=100 \mathrm{MHz}-H C S L ;$ OUT2 $=125 \mathrm{MHz}-$ LVDS; OUT3 $=156.25 \mathrm{MHz}-$ LVPECL.

[^2]:    ${ }^{1}$ The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads section of the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table.
    ${ }^{2}$ Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of $20 \mathrm{GS} / \mathrm{s}$ or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200 MHz (at 300 MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the $2.5 \mathrm{GT} / \mathrm{s}$ data rate, the RMS jitter is converted to peak to peak jitter using a multiplication factor of 8.83 . In the case where real-time oscilloscope and PNA measurements have both been done and produce different results, the RTO result must be used.
    ${ }^{3}$ SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC content.
    ${ }^{4}$ Note that 0.7 ps RMS is to be used in channel simulations to account for additional noise in a real system.
    ${ }^{5}$ Note that 0.25 ps RMS is to be used in channel simulations to account for additional noise in a real system.
    ${ }^{6}$ While the PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, it does not provide specification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by 02 .

[^3]:    $\square$ from master to slave
    $\mathrm{S}=\mathrm{start}$
    $\mathrm{Sr}=$ repeated start
    A = acknowledge
    Abar= none acknowledge
    $\mathrm{P}=$ stop

[^4]:    1 "ddd" denotes factory programmed configurations based on required settings. Contact factory for factory programming.
    2 " 000 " denotes un-programmed parts for user customization.

