














UF3SC120016K3S



Part Number	Package	Marking		
UF3SC120016K3S	TO-247-3L	UF3SC120016K3S		









1200V-16m Ω SiC FET

Rev. B, December 2019

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-3L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.

Features

- Typical on-resistance $R_{DS(on),typ}$ of $16m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		1200	V
Gate-source voltage	V_{GS}	DC	-20 to +20	V
Continuous drain current ¹		T _C = 25°C	107	Α
Continuous drain current	I _D	T _C = 100°C	77	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	350	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =6.6A	327	mJ
Power dissipation	P _{tot}	T _C = 25°C	517	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T _L		250	°C

- 1. Limited by $T_{J,\text{max}}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			- Units
			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.22	0.29	°C/W













Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Value	Units	
		rest Conditions	Min	Тур	Max	UIIILS
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	1200			V
Total drain leakage current		V _{DS} =1200V, V _{GS} =0V, T _I =25°C		1.2	300	
	I _{DSS}	V _{GS} =0V, T _J =25 C V _{DS} =1200V, V _{GS} =0V, T _J =175°C		3.7		μΑ
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		4.5	± 20	μА
Drain-source on-resistance	R _{DS(on)}	V_{GS} =12V, I_D =50A, T_J =25°C		16	21	
		V _{GS} =12V, I _D =50A, T _J =125°C		25		mΩ
		V _{GS} =12V, I _D =50A, T _J =175°C		33		
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_D =10mA	4	4.7	6	٧
Gate resistance	R _G	f=1MHz, open drain		0.8	1.5	Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Units		
		Test Conditions	Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C =25°C			107	Α
Diode pulse current ²	$I_{S,pulse}$	T _C =25°C			350	Α
Forward voltage	V_{FSD}	V _{GS} =0V, I _F =50A, T _J =25°C		1.47	2	V
rorwaru voitage		V _{GS} =0V, I _F =50A, T _J =175°C		1.95		- v
Reverse recovery charge	Q _{rr}	V_R =800V, I_F =80A, V_{GS} =-5V, R_{G_LEXT} =5 Ω		605		nC
Reverse recovery time	t _{rr}	di/dt=1750A/μs, T _J =25°C		66		ns
Reverse recovery charge	Q _{rr}	V_R =800V, I_F =80A, V_{GS} =-5V, R_{G_LEXT} =5 Ω		621		nC
Reverse recovery time	t _{rr}	di/dt=1750A/μs, Τ _J =150°C		72		ns













Typical Performance - Dynamic

Parameter	Symbol	Symbol Test Conditions		Value			
r ai ailletei	Зуппоп	Test conditions	Min	Тур	Max	Units	
Input capacitance	C _{iss}	V _{DS} =800V, V _{GS} =0V		7824			
Output capacitance	C _{oss}	f=100kHz		216		pF	
Reverse transfer capacitance	C_{rss}	1-100KH2		3.1			
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 800V, V _{GS} =0V		243		pF	
Effective output capacitance, time related	C _{oss(tr)}	V _{DS} =0V to 800V, V _{GS} =0V		540		pF	
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		78		μJ	
Total gate charge	Q_{G}	\/ 000\/ L 00A		218		-	
Gate-drain charge	Q_{GD}	V_{DS} =800V, I_{D} =80A, V_{GS} = -5V to 15V		24		nC	
Gate-source charge	Q_{GS}	V _{GS} = -3V to 13V		96			
Turn-on delay time	t _{d(on)}			44			
Rise time	t _r	V _{DS} =800V, I _D =80A, Gate		75		ns	
Turn-off delay time	t _{d(off)}	Driver =-5V to +15V,		121			
Fall time	t _f	Turn-on $R_{G,EXT}$ =3.2 Ω ,		26			
Turn-on energy including R _S energy ⁴	E _{ON}	Turn-off $R_{G,EXT}$ =10 Ω Inductive Load,		3290			
Turn-off energy including R _S energy ⁴	E _{OFF}	FWD: same device with		660		μЈ	
Total switching energy including R _s energy ⁴	E _{TOTAL}	V_{GS} = -5V and R_{G} = 10Ω , RC snubber: R_{S} =5 Ω and		3950			
Snubber R _S energy during turn-on	E _{RS_ON}	C _S =680pF, T _J =25°C		22		_	
Snubber R _S energy during turn-off	E _{RS_OFF}			76.5			
Turn-on delay time	t _{d(on)}			39			
Rise time	t _r	V _{DS} =800V, I _D =80A, Gate		83		ne	
Turn-off delay time	t _{d(off)}	Driver =-5V to +15V,		128		ns	
Fall time	t _f	Turn-on $R_{G,EXT} = 3.2\Omega$,		29		1	
Turn-on energy including R _S energy ⁴	E _{ON}	Turn-off $R_{G,EXT}$ =10 Ω Inductive Load,		3353			
Turn-off energy including R _S energy ⁴	E _{OFF}	FWD: same device with V_{GS} = -5V and R_{G} = 10 Ω , RC snubber: R_{S} =5 Ω and C_{S} =680pF, T_{J} =150°C		670			
Total switching energy including R _S energy ⁴	E _{TOTAL}			4023		μЈ	
Snubber R _S energy during turn-on	E _{RS_ON}			19			
Snubber R _S energy during turn-off	E _{RS_OFF}			72			

^{4.} The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.













Typical Performance - Dynamic (continued)

Parameter	Symbol	Symbol Test Conditions	Value			Units
	Syllibol	rest Conditions	Min	Тур	Max	UTILS
Turn-on delay time	t _{d(on)}			40		
Rise time	t _r	V_{DS} =800V, I_{D} =80A, Gate		63		
Turn-off delay time	$t_{d(off)}$	Driver =-5V to +15V, Turn-on $R_{G.EXT}$ =3.2 Ω ,		119		ns
Fall time	t _f	Turn-off $R_{G,EXT}$ =10 Ω		14		
Turn-on energy	E _{ON}	Inductive Load,		2102		
Turn-off energy	E _{OFF}	FWD: UJ3D1250K T _I =25°C		400		μJ
Total switching energy	E _{TOTAL}	- 1 _J -23 C		2502		
Turn-on delay time	t _{d(on)}			43		
Rise time	t _r	V_{DS} =800V, I_{D} =80A, Gate		72		
Turn-off delay time	t _{d(off)}	Driver =-5V to +15V, Turn-on $R_{G.EXT}$ =3.2 Ω ,		129		ns
Fall time	t _f	Turn-off $R_{G,EXT}$ = $J_{G,EXT}$ = J_{G,EX		14		
Turn-on energy	E _{ON}			2315		
Turn-off energy	E _{OFF}			440		μЈ
Total switching energy	E _{TOTAL}			2755		















Typical Performance Diagrams



250 200 Drain Current, I_D (A) 150 Vgs = 15V · Vgs = 10V Vgs = 8V 100 **-** Vgs = 7V • Vgs = 6.5V 50 - Vgs = 6V 0 0 1 2 3 5 10 Drain-Source Voltage, V_{DS} (V)

Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250 μ s






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_{D} = 50A

















Tj = -55°C Tj = 25°C Drain Current, I_D (A) Tj = 175°C Gate-Source Voltage, $V_{GS}(V)$

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 80A
















Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C




Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

















120 100 80 40 20 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_C (°C)

Figure 13. Typical capacitances at f = 100kHz and $V_{GS} = 0V$

Figure 14. DC drain current derating



1.E+00

1.E-01

1.E-02

1.E-02

1.E-03

1.E-03

1.E-04

1.E-04

1.E-06

1.E-05

1.E-04

1.E-04

1.E-05

1.E-04

1.E-07

1.E-08

1.E-08

1.E-09

Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance

















700 600 500 400 300 $V_{DS} = 800V, I_{S} = 80A,$ 200 $di/dt = 1750A/\mu s$, $V_{GS} = -5V, R_G = 5\Omega$ 100 0 0 25 50 75 100 125 150 175 Junction Temperature, T_J (°C)

Figure 17. Safe operation area at $T_C = 25$ °C, D = 0, Parameter t_p

Figure 18. Reverse recovery charge Qrr vs. junction temperture






Figure 19. Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at TJ = 25°C, turn-on R_{G_EXT} = 3.2 Ω , and turn-off R_{G_EXT} = 10 Ω





















Figure 20. Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-on gate resistor R_{G_EXT}



(a)



(b)

Figure 21. Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor $R_{G,EXT}$




















Figure 22. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at V_{DS} = 800V and I_D = 80A






Figure 23. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of snubber capacitance at I_D = 80A and T_J = 25°C

















Figure 24. Clamped inductive load switching test circuit An RC snubber ($R_S = 5\Omega$ and $C_S = 680$ pF) is required to improve the turn-off waveforms.






Figure 25. Clamped inductive switching energy vs. drain current without RC snubber at $T_J = 25^{\circ}\text{C}$

Figure 26. Clamped inductive switching energy vs. junction temperature without RC snubber at V_{DS} = 800V and I_D = 80A













Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{\rm DS(on)}$), output capacitance ($C_{\rm oss}$), gate charge ($Q_{\rm G}$), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.