
















# F3SC065040B7S



Part Number	Package	Marking
UF3SC065040B7S	D <sup>2</sup> PAK-7L	UF3SC065040B7S







### 650V-42mΩ SiC FET

Rev. B, May 2023

#### Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D<sup>2</sup>PAK-7L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads, and any application requiring standard gate drive.

#### **Features**

- On-resistance R<sub>DS(on)</sub>: 42mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 185nC
- ◆ Low body diode V<sub>FSD</sub>: 1.5V
- Low gate charge: Q<sub>G</sub> = 43nC
- Threshold voltage V<sub>G(th)</sub>: 5V (typ) allowing 0 to 15V drive
- Package creepage and clearance distance > 6.1mm
- Kelvin source pin for optimized switching performance
- ESD protected, HBM class 2

### Typical applications

Any controlled environment such as

- Telecom and Server Power
- Industrial power supplies
- Power factor correction modules
- Motor drives
- Induction heating















### **Maximum Ratings**

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		650	V
Gate-source voltage	$V_{GS}$	DC	-25 to +25	V
Continuous drain current <sup>1</sup>	I <sub>D</sub>	T <sub>C</sub> = 25°C	43	Α
		T <sub>C</sub> = 100°C	31.5	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	125	Α
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =3.19A	76	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	195	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	$T_J, T_{STG}$		-55 to 175	°C
Reflow soldering temperature	$T_{solder}$	reflow MSL 3	245	°C

- 1. Limited by  $T_{J,max}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

#### **Thermal Characteristics**

Parameter	Symbol	Test Conditions	Value			Unite
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.59	0.77	°C/W















## Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

### Typical Performance - Static

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Uilles
Drain-source breakdown voltage	BV <sub>DS</sub>	$V_{GS}$ =0V, $I_D$ =1mA	650			V
Total drain leakage current		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		0.7	150	
	I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		10		μΑ
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	±20	μА
Drain-source on-resistance	R <sub>DS(on)</sub>	$V_{GS}$ =12V, $I_{D}$ =30A, $T_{J}$ =25°C		42	52	
		V <sub>GS</sub> =12V, I <sub>D</sub> =30A, T <sub>J</sub> =125°C		59		mΩ
		V <sub>GS</sub> =12V, I <sub>D</sub> =30A, T <sub>J</sub> =175°C		78		
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_{D}$ =10mA	4	5	6	V
Gate resistance	$R_{G}$	f=1MHz, open drain		4.5		Ω

## Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Linita		
			Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			43	Α
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			125	Α
Forward voltage	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =20A, T <sub>J</sub> =25°C		1.5	1.75	V
		V <sub>GS</sub> =0V, I <sub>S</sub> =20A, T <sub>J</sub> =175°C		1.8		
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_S$ =30A, $V_{GS}$ =-5V, $R_{G\_EXT}$ =10 $\Omega$		185		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1500A/μs, T <sub>J</sub> =25°C		31		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_S$ =30A, $V_{GS}$ =-5V, $R_{G_EXT}$ =10 $\Omega$		155		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1500A/μs, Τ <sub>J</sub> =150°C		30		ns













### Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			Unite
			Min	Тур	Max	Units
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V f=100kHz		1500		
Output capacitance	C <sub>oss</sub>			200		pF
Reverse transfer capacitance	$C_{rss}$			2.2		
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		146		pF
Effective output capacitance, time related	C <sub>oss(tr)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		325		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		11.7		μЈ
Total gate charge	$Q_{G}$	- V <sub>DS</sub> =400V, I <sub>D</sub> =30A,		43		nC
Gate-drain charge	$Q_{GD}$	$V_{DS} = -5V \text{ to } 12V$		11		
Gate-source charge	$Q_{GS}$	$v_{GS} = -3 V \text{ to } 12 V$		19		
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =30A, Gate		25		ns
Rise time	t <sub>r</sub>	Driver =-5V to +12V,		27		
Turn-off delay time	t <sub>d(off)</sub>	Turn-on $R_{G,EXT}$ =8.5 $\Omega$ , Turn-off $R_{G,EXT}$ =22 $\Omega$ Inductive Load, FWD: same device with $V_{GS}$ = -5V, $R_{G}$ = 10 $\Omega$ , $T_{J}$ =25°C		45		
Fall time	t <sub>f</sub>			12		
Turn-on energy	E <sub>ON</sub>			249		
Turn-off energy	E <sub>OFF</sub>			28		μJ
Total switching energy	E <sub>TOTAL</sub>			277		
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =30A, Gate		22		- ns
Rise time	t <sub>r</sub>	$\begin{array}{c} \text{Driver =-5V to +12V,} \\ \text{Turn-on R}_{\text{G,EXT}} = 8.5\Omega, \\ \text{Turn-off R}_{\text{G,EXT}} = 22\Omega \\ \text{Inductive Load,} \\ \text{FWD: same device with} \\ \text{V}_{\text{GS}} = -5\text{V}, \text{R}_{\text{G}} = 10\Omega, \\ \end{array}$		24		
Turn-off delay time	t <sub>d(off)</sub>			47		
Fall time	t <sub>f</sub>			9		
Turn-on energy	E <sub>ON</sub>			227		
Turn-off energy	E <sub>OFF</sub>			13		μЈ
Total switching energy	E <sub>TOTAL</sub>	T <sub>J</sub> =150°C		240		

















#### **Typical Performance Diagrams**



100 80 Drain Current, I<sub>D</sub> (A) 60 - Vgs = 15V 40 Vgs = 8V **-** Vgs = 7V **-** Vgs = 6.5V 20 Vgs = 6V 10 0 1 2 Drain-Source Voltage, V<sub>DS</sub> (V)

Figure 1. Typical output characteristics at  $T_J$  = - 55°C, tp < 250 $\mu$ s

Figure 2. Typical output characteristics at  $T_J = 25$ °C, tp < 250 $\mu$ s






Figure 3. Typical output characteristics at  $T_J$  = 175°C, tp < 250 $\mu$ s

Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 30A



















Tj = -55°C Tj = 25°C Drain Current, I<sub>D</sub> (A) **-** Tj = 175°C Gate-Source Voltage,  $V_{GS}(V)$ 

Figure 5. Typical drain-source on-resistances at  $V_{GS}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS} = 5V$ 



Gate-Source Voltage, V<sub>GS</sub>(V) -5 Gate Charge,  $Q_G$  (nC)

Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_D$  = 10mA

Figure 8. Typical gate charge at  $V_{DS}$  = 400V and  $I_{D}$  = 30A


















Figure 9. 3rd quadrant characteristics at  $T_J$  = -55°C




Figure 10. 3rd quadrant characteristics at  $T_J = 25$ °C




Figure 11. 3rd quadrant characteristics at  $T_J = 175$ °C




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 



1

0

100

200














50 40 40 20 10 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>C</sub> (°C)

Figure 13. Typical capacitances at f = 100kHz and  $V_{GS}$  = 0V

300


Drain-Source Voltage,  $V_{DS}(V)$ 

400

500

600

Figure 14. DC drain current derating



Thermal Impedance, Z<sub>θJC</sub> (°C/W) 0.1 **-** D = 0.5 D = 0.3D = 0.1 -D = 0.050.01 ·· D = 0.02 -D = 0.01Single Pulse 0.001 1.E-05 1.E-04 1.E-03 1.E-02 1.E-01 1.E-06 Pulse Time,  $t_p$  (s)

Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance


















Figure 17. Safe operation area at  $T_C = 25$ °C, D = 0, Parameter t<sub>p</sub>




Figure 18. Clamped inductive switching energy vs. drain current at T<sub>1</sub> = 25°C




Figure 19. Clamped inductive switching turn-on energy vs. R<sub>G,EXT ON</sub>




Figure 20. Clamped inductive switching turn-off energy vs. R<sub>G,EXT OFF</sub>





















Figure 21. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  = 400V and  $I_D$  = 30A

Figure 22. Reverse recovery charge Qrr vs. junction temperature

#### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance  $(R_{DS(on)})$ , output capacitance  $(C_{oss})$ , gate charge  $(Q_G)$ , and reverse recovery charge  $(Q_{rr})$  leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com















#### Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.