
















J4C075023B7S



Part Number	Package	Marking
UJ4C075023B7S	D ² PAK-7L	UJ4C075023B7S







750V-23m Ω SiC FET

Rev. B. March 2022

Description

The UJ4C075023B7S is a 750V, $23m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D²PAK-7L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 23mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 80nC
- ◆ Low body diode V_{FSD}: 1.23V
- ◆ Low gate charge: Q_G = 37.8nC
- Threshold voltage V_{G(th)}: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3
- D²PAK-7L package for faster switching, clean gate waveforms

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		750	V
Gate-source voltage	V_{GS}	DC	-20 to +20	V
Gate-Source voitage	V GS	AC (f > 1Hz)	-25 to +25	V
Continuous drain current ¹		T _C = 25°C	64	Α
Continuous drain current	I _D	T _C = 100°C	46	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	196	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =3A	67	mJ
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} \le 500V$	150	V/ns
Power dissipation	P _{tot}	T _C = 25°C	278	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C
Reflow soldering temperature	T_{solder}	reflow MSL 1	245	°C

- 1. Limited by $T_{J,max}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.42	0.54	°C/W

Rev. B, March 2022
















Typical Performance - Static

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Offics
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	750			V
		V _{DS} =750V,		2	30	- μΑ
Total drain leakage current	lana	$V_{GS}=0V, T_J=25$ °C				
Total di alli leakage cul letit	I _{DSS}	V _{DS} =750V,		4.5		
		$V_{GS}=0V, T_J=175$ °C		15		
Total gata leakage surrent	I _{GSS}	V _{DS} =0V, T _J =25°C,		6	±20	μА
Total gate leakage current		V_{GS} =-20V / +20V				
	R _{DS(on)}	V _{GS} =12V, I _D =40A,		23	29	
		T _J =25°C				
Drain-source on-resistance		V_{GS} =12V, I_{D} =40A,		39		mΩ
Brain source on resistance		T _J =125°C				
		V_{GS} =12V, I_{D} =40A,		50		
		T _J =175°C				
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_{D} =10mA	4	4.8	6	V
Gate resistance	R_{G}	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C = 25°C			64	Α
Diode pulse current ²	I _{S,pulse}	T _C = 25°C			196	Α
Forward voltage	V_{FSD}	V _{GS} =0V, I _S =20A, T _J =25°C		1.23	1.39	V
		V _{GS} =0V, I _S =20A, T _J =175°C		1.45		
Reverse recovery charge	Q _{rr}	V_R =400V, I_S =40A, V_{GS} =0V, R_{G_EXT} =50 Ω		80		nC
Reverse recovery time	t _{rr}	di/dt=1200A/μs, Τ _J =25°C		12		ns
Reverse recovery charge	Q _{rr}	V_R =400V, I_S =40A, V_{GS} =0V, R_{G_EXT} =50 Ω		84		nC
Reverse recovery time	t _{rr}	di/dt=1200A/μs, Τ _J =150°C		12.8		ns

Datasheet: UJ4C075023B7S Rev. B, March 2022 3













Typical Performance - Dynamic

Parameter	Symbol	Toot Conditions	Value			Units
Parameter	Syllibol	rest Conditions	Min	Тур	Max	UTILIS
Input capacitance	C _{iss}	- V ₂₀ =400V V ₂₀ =0V		1400		
Output capacitance	C _{oss}			93		pF
Reverse transfer capacitance	C_{rss}	1-100KHZ		2.5		
Effective output capacitance, energy related	C _{oss(er)}	V_{DS} =0V to 400V, V_{GS} =0V		116		pF
Effective output capacitance, time related	$C_{oss(tr)}$	V_{DS} =0V to 400V, V_{GS} =0V		232		pF
C _{OSS} stored energy	E _{oss}	V_{DS} =400V, V_{GS} =0V		9.3		μJ
Total gate charge	Q_{G}	V -400V I -40A		37.8		
Gate-drain charge	Q_{GD}			8		nC
Gate-source charge	Q_{GS}	$V_{DS}=400V, V_{GS}=0V$ $f=100kHz$ $V_{DS}=0V \text{ to } 400V,$ $V_{GS}=0V$ $V_{DS}=0V \text{ to } 400V,$ $V_{GS}=0V$ $V_{DS}=400V, V_{GS}=0V$ $V_{DS}=400V, I_{D}=40A,$ $V_{GS}=0V \text{ to } 15V$ $Notes 4,$ $V_{DS}=400V, I_{D}=40A, Gate$ $Driver = 0V \text{ to } 15V,$ $Turn-on R_{G,EXT}=1\Omega,$ $Turn-off R_{G,EXT}=50\Omega,$ $inductive Load, FWD:$ $same device with V_{GS}=0V$ $and R_{G}=50\Omega,$ $T_{J}=25^{\circ}C$ $Notes 4,$ $V_{DS}=400V, I_{D}=40A, Gate$ $Driver = 0V \text{ to } +15V,$ $Turn-on R_{G,EXT}=1\Omega,$ $Turn-off R_{G,EXT}=50\Omega,$ $inductive Load, FWD:$ $same device with V_{GS}=0V$ $and R_{G}=50\Omega,$		11.8		
Turn-on delay time	t _{d(on)}	$V_{DS}=400V, V_{GS}=0V$ $f=100kHz$ $V_{DS}=0V \text{ to } 400V,$ $V_{GS}=0V$ $V_{DS}=0V \text{ to } 400V,$ $V_{GS}=0V$ $V_{DS}=400V, V_{GS}=0V$ $V_{DS}=400V, I_{D}=40A,$ $V_{GS}=0V \text{ to } 15V$ $Notes 4,$ $V_{DS}=400V, I_{D}=40A, Gate$ $Driver = 0V \text{ to } +15V,$ $Turn-on R_{G,EXT}=1\Omega,$ $Turn-off R_{G,EXT}=50\Omega,$ $inductive Load, FWD:$ $same device with V_{GS}=0V$ $and R_{G}=50\Omega,$ $T_{J}=25^{\circ}C$ $Notes 4,$ $V_{DS}=400V, I_{D}=40A, Gate$ $Driver = 0V \text{ to } +15V,$ $Turn-on R_{G,EXT}=1\Omega,$ $Turn-off R_{G,EXT}=50\Omega,$ $inductive Load, FWD:$ $same device with V_{GS}=0V$ $and R_{G}=50\Omega,$ $inductive Load, FWD:$ $same device with V_{GS}=0V$ $and R_{G}=50\Omega,$		11		
Rise time	t _r			23		ns
Turn-off delay time	$t_{d(off)}$	·		158		113
Fall time	t _f	- 7		17		
Turn-on energy	E _{ON}	$V_{DS}=400V, V_{GS}=0V$ $f=100kHz$ $V_{DS}=0V \text{ to } 400V,$ $V_{GS}=0V$ $V_{DS}=0V \text{ to } 400V,$ $V_{GS}=0V$ $V_{DS}=400V, V_{GS}=0V$ $V_{DS}=400V, I_{D}=40A,$ $V_{GS}=0V \text{ to } 15V$ $Notes 4,$ $V_{DS}=400V, I_{D}=40A, Gate$ $Driver = 0V \text{ to } +15V,$ $Turn-onf R_{G,EXT}=1\Omega,$ $Turn-off R_{G,EXT}=50\Omega,$ $inductive Load, FWD:$ $same device with V_{GS}=0V$ $and R_{G}=50\Omega,$ $T_{J}=25^{\circ}C$ $Notes 4,$ $V_{DS}=400V, I_{D}=40A, Gate$ $Driver = 0V \text{ to } +15V,$ $Turn-on R_{G,EXT}=1\Omega,$ $Turn-off R_{G,EXT}=50\Omega,$ $inductive Load, FWD:$ $same device with V_{GS}=0V$ $and R_{G}=50\Omega,$		219		
Turn-off energy	E _{OFF}			167		μJ
Total switching energy	E _{TOTAL}	T _J =25°C		386		
Turn-on delay time	t _{d(on)}			11		ns
Rise time	t _r			23		
Turn-off delay time	$t_{d(off)}$	1		160		
Fall time	t _f	$\begin{array}{c c} & Driver = 0V \ to + 15V, \\ & Turn-on \ R_{G,EXT} = 1\Omega, \\ & Turn-off \ R_{G,EXT} = 50\Omega, \\ & inductive \ Load, \ FWD: \\ & same \ device \ with \ V_{GS} = 0V \\ & and \ R_G = 50\Omega, \\ & T_J = 25^{\circ}C \\ & \\ \hline con) & Notes \ 4, \\ & V_{DS} = 400V, \ I_D = 40A, \ Gate \\ & Driver = 0V \ to + 15V, \\ & Turn-on \ R_{G,EXT} = 1\Omega, \\ & Turn-off \ R_{G,EXT} = 50\Omega, \\ \end{array}$	18.4			
Turn-on energy	E _{ON}	-		238		
Turn-off energy	E _{OFF}			189		μЈ
Total switching energy	E _{TOTAL}	$V_{GS}=0V$ $V_{DS}=0V \text{ to } 400V,$ $V_{GS}=0V$ $V_{DS}=400V, V_{GS}=0V$ $V_{DS}=400V, I_{D}=40A,$ $V_{GS}=0V \text{ to } 15V$ $Notes 4,$ $V_{DS}=400V, I_{D}=40A, Gate$ $Driver =0V \text{ to } +15V,$ $Turn-on R_{G,EXT}=1\Omega,$ $Turn-off R_{G,EXT}=50\Omega,$ $inductive Load, FWD:$ $same device with V_{GS}=0V$ $and R_{G}=50\Omega,$ $T_{J}=25^{\circ}C$ $Notes 4,$ $V_{DS}=400V, I_{D}=40A, Gate$ $Driver =0V \text{ to } +15V,$ $Turn-on R_{G,EXT}=1\Omega,$ $Turn-off R_{G,EXT}=50\Omega,$ $inductive Load, FWD:$ $same device with V_{GS}=0V$ $and R_{G}=50\Omega,$		427		

 $^{4.\,}Measured\,with\,the\,switching\,test\,circuit\,in\,Figure\,23.$













Typical Performance - Dynamic (continued)

Parameter	Symbol Test Conditions	Value			Units	
	Symbol	rest Conditions –	Min	Тур	Max	Offics
Turn-on delay time	t _{d(on)}			13		
Rise time	t _r	Notes 5 and 6, V _{DS} =400V, I _D =40A, Gate		23		nc
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		44		ns
Fall time	t _f	Turn-on $R_{G,EXT} = 1\Omega$,		9.6		
Turn-on energy including R _S energy	E _{ON}	Turn-off $R_{G,EXT}$ =5 Ω , inductive Load, FWD: same		231		
Turn-off energy including R _S energy	E _{OFF}	device with $V_{GS} = 0V$ and		53		
Total switching energy	E _{TOTAL}	$R_G = 5\Omega$, RC snubber:		284		μ
Snubber R _S energy during turn-on	E _{RS_ON}	R_s =10 Ω and C_s =200pF, T_s =25°C		8		
Snubber R _S energy during turn-off	E _{RS_OFF}			5		
Turn-on delay time	t _{d(on)}			12		
Rise time	t _r	Notes 5 and 6, V _{DS} =400V, I _D =40A, Gate		23		nc
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		44		ns
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$,		9.6		
Turn-on energy including R _S energy	E _{ON}	Turn-off $R_{G,EXT}$ =5 Ω , inductive Load, FWD: same		231		
Turn-off energy including R _S energy	E _{OFF}	device with $V_{GS} = 0V$ and		53		
Total switching energy	E _{TOTAL}	$R_G = 5\Omega$, RC snubber:		284		μЈ
Snubber R _S energy during turn-on	E _{RS_ON}	$R_S=10\Omega$ and $C_S=200$ pF, $T_J=150$ °C		8.3		
Snubber R _S energy during turn-off	E _{RS_OFF}			6		

^{5.} Measured with the switching test circuit in Figure 24.

Rev. B, March 2022

^{6.} In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.















Typical Performance Diagrams



120 100 Drain Current, I_D (A) 80 60 Vgs = 15V Vgs = 8V 40 Vgs = 7V- Vgs = 6.5V 20 Vgs = 6V 0 1 2 3 5 10 Drain-Source Voltage, $V_{DS}(V)$

Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250 μ s






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V

















Tj = -55°C Tj = 25°C Drain Current, I_D (A) Tj = 175°C Gate-Source Voltage, V_{GS} (V)

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at I_D = 40A

















Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C

Figure 10. 3rd quadrant characteristics at $T_J = 25$ °C






Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C

Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

















80 70 60 40 40 40 20 10 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_c (°C)

Figure 13. Typical capacitances at f = 100kHz and $V_{GS} = 0V$

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance


















Figure 17. Safe operation area at $T_C = 25$ °C, D = 0, Parameter t_n




Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 19. Clamped inductive switching energy vs. drain current at $V_{DS} = 400V$ and $T_J = 25$ °C




Figure 21. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_D = 40A

















350 $V_{DS} = 400V, I_{D} = 40A,$ $V_{GS} = 0V/15V, T_J = 25^{\circ}C$ 300 FWD: same device with Switching Energy (µJ) 250 $V_{GS} = 0V, R_G = R_{GEXT}$ 200 150 100 50 0 20 40 60 80 0 100 External R_G , $R_{G_EXT_OFF}$ (Ω)

Figure 21. Clamped inductive switching turn-on energy vs. $R_{G,EXT\ ON}$

Figure 22. Clamped inductive switching turn-off energy vs. R_{G,EXT_OFF}






Figure 23. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber (R_{BS} = 2.5 Ω , C_{BS} =100nF) is used to reduce the power loop high frequency oscillations.

Figure 24. Schematic of the half-bridge mode switching test circuit with device RC snubbers ($R_s = 10\Omega$, $C_s = 200pF$) and a bus RC snubber ($R_{BS} = 2.5\Omega$, $C_{BS} = 100nF$).













Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

Datasheet: UJ4C075023B7S Rev. B, March 2022 12