

CMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout

Features

- 128K x 8 advanced high-speed CMOS static RAM
- JEDEC revolutionary pinout (center power/GND) for reduced noise.
- Equal access and cycle times
 - Commercial: 12/15/20ns
 - Industrial: 15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Available in a 32-pin 400 mil Plastic SOJ.


Description

The IDT71124 is a 1,048,576-bit high-speed static RAM organized as 128K x 8. It is fabricated using high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs. The JEDEC centerpower/GND pinout reduces noise generation and improves system performance.

The IDT71124 has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns available. All bidirectional inputs and outputs of the IDT71124 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refreshes are required for operation.

The IDT71124 is packaged in a 32-pin 400 mil Plastic SOJ.


Functional Block Diagram





71124 CMOS Static RAM 1 Meg (128K x 8-bit) Revolutionary Pinout

Pin Configuration



3514 drw 02 SOJ Top View

Truth Table^(1,2)

CS	ŌĒ	WE	I/O	Function
L	L	Н	DATAOUT	Read Data
L	Х	L	DATAIN	Write Data
L	Н	Н	High-Z	Output Disabled
Н	Х	Х	High-Z	Deselected - Standby (IsB)
VHC ⁽³⁾	Х	Х	High-Z	Deselected - Standby (ISB1)

NOTES:

1. $H = V_{H}, L = V_{L}, x = Don't care.$ 2. VLC = 0.2V, VHC = VCC - 0.2V.3. Other inputs $\ge VHC \text{ or } \le VLC.$

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Value	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0 ⁽²⁾	V
Та	Operating Temperature	0 to +70	٥C
Tbias	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-55 to +125	٥C
Рт	Power Dissipation	1.25	W
Ιουτ	DC Output Current	50	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V.

Capacitance $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Unit	
Cin	Input Capacitance	Vin = 3dV	8	pF
Cvo	I/O Capacitance	Vout = 3dV	8	pF
				3514 tbl 03

NOTE:

3514 tbl 01

1. This parameter is guaranteed by device characterization, but is not production tested.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%
Industrial	–40°C to +85°C	0V	5.0V ± 10%

3514 tbl 04

3514 tbl 02

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	۷
GND	Ground	0	0	0	۷
Viн	Input High Voltage	2.2		Vcc +0.5	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	۷
NOTE:				3	514 tbl 05

NOTE:

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.



DC Electrical Characteristics

(Vcc = 5.0V ± 10%, Commercial and Industrial Temperature Ranges)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., VIN = GND to Vcc		5	μA
ILO	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = VIH, VOUT = GND to Vcc		5	μA
Vol	Output Low Voltage	Iol = 8mA, Vcc = Min.		0.4	V
Vон	Output High Voltage	Iон = -4mA, Vcc = Min.	2.4		V

3514 tbl 06

DC Electrical Characteristics⁽¹⁾

(VCC = 5.0V)	± 10%,	VLC = 0.2V,	VHC =	VCC - 0.2V)
--------------	--------	-------------	-------	-------------

		71124S12	7112	4S15	7112	4S20	
Symbol	Parameter	Com'l.	Com'l.	Ind.	Com'l.	Ind.	Unit
lcc	Dynamic Operating Current $\overline{\text{CS}} \leq \text{VIL}$, Outputs Open, Vcc = Max., f = fmax ⁽²⁾	160	155	155	140	140	mA
ISB	Standby Power Supply Current (TTL Level) $\overline{\text{CS}} \ge \text{Vih}$, Outputs Open, Vcc = Max., f = fmax ⁽²⁾	40	40	40	40	40	mA
ISB1	$ \begin{array}{l} \mbox{Full Standby Power Supply Current (CMOS Level)} \\ \hline $	10	10	10	10	10	mA
OTES:				-		3	- 514 tbl 07

NOTES:

1. All values are maximum guaranteed values.


2. fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.


AC Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1 and 2

3514 tbl 08

AC Test Loads







*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)



3514 tbl 09

AC Electrical Characteristics

(Vcc = $5.0V \pm 10\%$, Commercial and Industrial Temperature Ranges)


		71124	1S12 ⁽²⁾	71124S15		71124S20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
tRC	Read Cycle Time	12		15		20		ns
taa	Address Access Time		12		15		20	ns
tacs	Chip Select Access Time		12		15		20	ns
tclz ⁽¹⁾	Chip Select to Output in Low-Z	3		3		3		ns
tснz ⁽¹⁾	Chip Deselect to Output in High-Z	0	6	0	7	0	8	ns
toe	Output Enable to Output Valid		6		7		8	ns
tolz ⁽¹⁾	Output Enable to Output in Low-Z	0		0		0		ns
tонz ⁽¹⁾	Output Disable to Output in High-Z	0	5	0	5	0	7	ns
tон	Output Hold from Address Change	4		4		4		ns
tpu ⁽¹⁾	Chip Select to Power-Up Time	0		0		0		ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time		12		15		20	ns
WRITE CYCL	E	-						
twc	Write Cycle Time	12		15		20		ns
taw	Address Valid to End of Write	8		12		15		ns
tcw	Chip Select to End of Write	8		12		15	_	ns
tas	Address Set-up Time	0	_	0		0	_	ns
twp	Write Pulse Width	8		12		15		ns
twr	Write Recovery Time	0		0		0		ns
tow	Data Valid to End-of-Write	6		8		9		ns
tDH	Data Hold Time	0		0		0		ns
tow ⁽¹⁾	Output active from End-of-Write	3		3	_	4		ns
twHz ⁽¹⁾	Write Enable to Output in High-Z	0	5	0	5	0	8	ns

NOTES:


This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.
There is no industrial temperature offering for the 12ns speed grade.



Timing Waveform of Read Cycle No. 1⁽¹⁾



Timing Waveform of Read Cycle No. 2^(1,2,4)




NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS is LOW.
- 3. Address must be valid prior to or coincident with the later of \overline{CS} transition LOW; otherwise tak is the limiting parameter.
- 4. \overline{OE} is LOW.


5. Transition is measured ±200mV from steady state.



Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)^(1,2,4)



Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)^(1,4)




NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE} .
- 2. \overline{OE} is continuously HIGH. During a \overline{WE} controlled write cycle with \overline{OE} LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the ČS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state. CS must be active during the tcw write period.
- 5. Transition is measured ±200mV from steady state.



71124 CMOS Static RAM 1 Meg (128K x 8-bit) Revolutionary Pinout

Ordering Information



* No industrial temp on 12ns speed

NOTE:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
12	71124S12YG	PBG32	SOJ	С
	71124S12YG8	PBG32	SOJ	С
15	71124S15YG	PBG32	SOJ	С
	71124S15YG8	PBG32	SOJ	С
	71124S15YGI	PBG32	SOJ	I
	71124S15YGI8	PBG32	SOJ	I
20	71124S20YG	PBG32	SOJ	С
	71124S20YG8	PBG32	SOJ	С
	71124S20YGI	PBG32	SOJ	I
	71124S20YGI8	PBG32	SOJ	I

Orderable Part Information

Datasheet Document History

08/05/99:		Updated to new format
	Pg. 3	Removed military entries on DC table
	Pg. 4	Removed Note 1 and renumbered footnotes
	Pg. 6	Revised footnotes on Write Cycle No. 1 diagram
08/13/99:	Pg. 8	Added Datasheet Document History
09/30/99:	Pg. 1, 3, 4, 7	Added 12ns, 15ns, and 20ns industrial temperature speed grade offerings
02/18/00:	Pg. 3	Revise IsB for Industrial Temperature offerings to meet commercial specifications
03/14/00:	Pg. 3	Revised IsB to accommodate speed functionality
04/01/00:	Pg.4	Tightened tAW, tCW, tWP and tDW within the AC Electrical Characteristics
08/09/00:		Not recommended for new designs
02/01/01:		Removed "Not recommended for new designs"
10/23/08:	Pg.7	Removed "IDT" from the orderable part number
04/02/13:	Pg.1	Removed 12ns speed from the Industrial temp offering. Removed IDT in reference to fabrication
	Pg.3	Removed the industrial 12ns speed grade information from the DC Electrical Chars table 07
	Pg.4	Added footnote 2 to AC Electrical Chars table 09 to indicate that there is no industrial 12ns speed
	Pg.7	Added Tape & Reel and Green designators to the ordering information. Added a footnote to the
		ordering information to indicate that there is no industrial 12ns speed offering
02/27/20:	Pg. 1-9	Rebranded as Renesas datasheet
	Pg. 2-7	Updated package code
	Pg. 7	Added Industrial temp footnote to the Ordering Information
	Pg. 7	Added Orderable Part Information table

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>