

# High Performance Current Mode Controllers

The HT3842B, HT3843B series are high performance fixed frequency current mode controllers. They are specifically designed for Off-Line and DC-DC converter applications offering the designer a cost-effective solution with minimal external components. These integrated circuits feature a trimmed oscillator for precise duty cycle control, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.


Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, programmable output deadtime, and a latch for single pulse metering.


These devices are available in an 8-pin dual-in-line and surface mount (SOIC-8) plastic package as well as the 14-pin plastic surface mount (SOIC-14). The SOIC-14 package has separate power and ground pins for the totem pole output stage.

The HTX842B has UVLO thresholds of 16 V (on) and 10 V (off), ideally suited for off-line converters. The HTX843B is tailored for lower voltage applications having UVLO thresholds of 8.5 V (on) and 7.6 V (off).

#### Features

- Trimmed Oscillator for Precise Frequency Control
- Oscillator Frequency Guaranteed at 250 kHz
- Current Mode Operation to 500 kHz
- Automatic Feed Forward Compensation
- Latching PWM for Cycle-By-Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current
- This is a Pb-Free and Halide-Free Device





Pin numbers in parenthesis are for the D suffix SOIC-14 package.

Figure 1. Simplified Block Diagram

8 V<sub>ref</sub> 7 V<sub>CC</sub> Compensation 1 Voltage Feedback 2 Current Sense 3 6 Output 5 GND R<sub>T</sub>/C<sub>T</sub> 4 (Top View) Compensation  $V_{ref}$ NC NC Voltage Feedback 12  $V_{CC}$ NC Vc 10 Output Current Sense NC **GND** R<sub>T</sub>/C<sub>T</sub> Power Ground (Top View)

PIN CONNECTIONS



### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Bias and Driver Voltages (Zero Series Impedance, see also Total Device spec)	V <sub>CC</sub> , V <sub>C</sub>	30	V
Total Power Supply and Zener Current	(I <sub>CC</sub> + I <sub>Z</sub> )	30	mA
Output Current, Source or Sink	Io	1.0	Α
Output Energy (Capacitive Load per Cycle)	W	5.0	μJ
Current Sense, Voltage Feedback, V <sub>ref</sub> and Rt/CtInputs	V <sub>in</sub>	- 0.3 to + 5.5	V
Compensation	$V_{comp}$	- 0.3 to + 7.2	V
Output	Vo	- 0.3 to V <sub>CC</sub> or V <sub>C</sub> + 0.3	V
Error Amp Output Sink Current	Ιο	10	mA
Power Dissipation and Thermal Characteristics  D Suffix, Plastic Package, SOIC-14 Case 751A Maximum Power Dissipation @ T <sub>A</sub> = 25°C Thermal Resistance, Junction-to-Air D1 Suffix, Plastic Package, SOIC-8 Case 751 Maximum Power Dissipation @ T <sub>A</sub> = 25°C Thermal Resistance, Junction-to-Air N Suffix, Plastic Package, Case 626 Maximum Power Dissipation @ T <sub>A</sub> = 25°C Thermal Resistance, Junction-to-Air	PD RSJA PD RSJA PD RSJA	862 145 702 178 1.25 100	mW °C/W mW °C/W W °C/W
Operating Ambient Temperature  HT3842B, HT3843B HT2842B, HT2843B HT2843D HT3842BV, HT3843BV	TA	0 to 70 - 25 to + 85 -40 to +85 -40 to +105	°C
Storage Temperature Range	T <sub>stg</sub>	- 65 to+150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device series contains ESD protection and exceeds the following tests:

Human Body Model 4000 V per JEDEC Standard JESD22-A114B

Machine Model Method 200 V per JEDEC Standard JESD22-A115-A

2. This device services late to the protection and exceeds 100 mA per JEDEC Standard JESD28

<sup>2.</sup> This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78



 $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{CC} = 15 \ V \ [Note 3], R_T = 10 \ k, C_T = 3.3 \ nF. \ For typical values \ T_A = 25 \ ^{\circ}C, for min/max values \ T_A is the operating ambient temperature range that applies [Note 4], unless otherwise noted.)$ 

		HT284XA, HT2843D			HT384XA, XBV			
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE SECTION					•		•	
Reference Output Voltage (I <sub>O</sub> =1.0 mA, T <sub>J</sub> =25°C)	$V_{ref}$	4.95	5.0	5.05	4.9	5.0	5.1	V
Line Regulation (V <sub>CC</sub> =12 V to 25 V)	Reg <sub>line</sub>	-	2.0	20	-	2.0	20	mV
Load Regulation (I <sub>O</sub> =1.0 mA to 20 mA)	Reg <sub>load</sub>	-	3.0	25	-	3.0	25	mV
Temperature Stability	Ts	-	0.2	-	-	0.2	-	mV/°C
TotalOutput Variation over Line, Load, and Temperature HT284XA HT2843D	$V_{ref}$	4.9 4.82	- -	5.1 5.18	4.82	-	5.18	V
Output Noise Voltage (f = 10 Hz to 10 kHz, T <sub>J</sub> = 25°C)	Vn	-	50	=.		50	-	μV
Long Term Stability (T <sub>A</sub> =125°C for 1000 Hours)	S	-	5.0	-	-	5.0	-	mV
Output Short CircuitCurrent	I <sub>SC</sub>	-30	-85	-180	-30	-85	-180	mA
OSCILLATOR SECTION								
$\label{eq:TJ} \begin{split} & Frequency \\ & T_J = 25^{\circ}C \\ & T_A = T_{low} to \ T_{high} \\ & T_J = 25^{\circ}C \ (R_T = 6.2 \ k, \ C_T = 1.0 \ nF) \end{split}$	fosc	49 48 225	52 - 250	55 56 275	49 48 225	52 - 250	55 56 275	kHz
Frequency Change with Voltage (V <sub>CC</sub> = 12 V to 25 V)	血 fosc/血	-	0.2	1.0	-	0.2	1.0	%
Frequency Change with Temperature, T <sub>A</sub> =T <sub>low</sub> to T <sub>high</sub>	血 fosc/血	-	1.0	-	-	0.5	-	%
Oscillator Voltage Swing (Peak-to-Peak)	Vosc	-	1.6	=.		1.6	-	V
Discharge Current (V <sub>OSC</sub> =2.0V) T <sub>J</sub> =25°C, T <sub>A</sub> =T <sub>low</sub> to T <sub>high</sub> HT284XA, HT384XA HT2843D, HT384XAV	I <sub>dischg</sub>	7.8 7.5 –	8.3 - -	8.8 8.8 -	7.8 7.6 7.2	8.3 - -	8.8 8.8 8.8	mA
ERROR AMPLIFIER SECTION					•		•	
Voltage Feedback Input (V <sub>O</sub> =2.5 V) HT284XA HT2843D	$V_{FB}$	2.45 2.42	2.5 2.5	2.55 2.58	2.42	2.5	2.58	V
Input Bias Current (VFB=5.0 V)	I <sub>IB</sub>	-	-0.1	-1.0	-	-0.1	-2.0	μA
Open Loop Voltage Gain (V <sub>O</sub> = 2.0 V to 4.0 V)	A <sub>VOL</sub>	65	90	-	65	90	-	dB
Unity Gain Bandwidth (T <sub>J</sub> =25°C)	BW	0.7	1.0	-	0.7	1.0	-	MHz
Power Supply Rejection Ratio (V <sub>CC</sub> =12 V to 25 V)	PSRR	60	70	-	60	70	-	dB
Output Current Sink ( $V_O = 1.1 \text{ V}, V_{FB} = 2.7 \text{ V}$ ) Source ( $V_O = 5.0 \text{ V}, V_{FB} = 2.3 \text{ V}$ )	I <sub>Sink</sub> I <sub>Source</sub>	2.0 -0.5	12 -1.0	- -	2.0 -0.5	12 -1.0	- -	mA
Output Voltage Swing High State (R <sub>L</sub> = 15 k to ground, V <sub>FB</sub> = 2.3 V) Low State (R <sub>L</sub> = 15 k to V <sub>ref</sub> , V <sub>FB</sub> = 2.7 V) HT284XA, HT384XA HT2843D, HT384XAV	V <sub>OH</sub> V <sub>OL</sub>	5.0 _ _	6.2 0.8 -	- 1.1 -	5.0 _ _	6.2 0.8 0.8	- 1.1 1.2	V

<sup>3.</sup> Adjust  $V_{CC}$  above the Startup threshold before setting to 15 V.

<sup>4.</sup> Lowduty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible. T<sub>low</sub>=0°C for HT3842B, HT3843B; -25°C for HT2842B, HT2843B; -40°C for HT3842BV, HT3843BV, HT2843D T<sub>high</sub> = +70°C for HT3842B, HT3843B; +85°C for HT2842B, HT2843B, HT2843D; +105°C for HT3842BV, HT3843BV



**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 15 \text{ V}$  [Note 7],  $R_T = 10 \text{ k}$ ,  $C_T = 3.3 \text{ nF}$ . For typical values  $T_A = 25 ^{\circ}\text{C}$ , for min/maxvalues  $T_A = 25 ^{\circ}\text{C$ 

		HT284XA, HT2843D		HT384XA, XBV				
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
CURRENT SENSE SECTION								
Current Sense Input Voltage Gain (Notes 5 and 6) HT2843D, HT284XA, HT384XA HT384XAV	A <sub>V</sub>	2.85	3.0	3.15	2.85 2.85	3.0 3.0	3.15 3.25	V/V
Maximum Current Sense Input Threshold (Note 5) HT2843D, HT284XA, HT384XA HT384XAV	V <sub>th</sub>	0.9	1.0	1.1	0.9 0.85	1.0 1.0	1.1 1.1	V
Power Supply Rejection Ratio (V <sub>CC</sub> = 12 V to 25 V, Note 5)	PSRR	-	70	_	_	70	_	dB
Input Bias Current	I <sub>IB</sub>	-	-2.0	-10	_	-2.0	-10	μA
Propagation Delay (Current Sense Input to Output)	t <sub>PLH(In/Out)</sub>	-	150	300	-	150	300	ns
OUTPUT SECTION	•							
Output Voltage Low State (I <sub>Sink</sub> = 20 mA) (I <sub>Sink</sub> = 200 mA) HT284XA, HT384XA HT384XAV, HT2843D HT284XA, HT384XA HT384XAV, HT2843D HT284XA, HT384XA HT384XAV, HT2843D	V <sub>OL</sub>	- - - 13 - 12	0.1 1.6 - 13.5 - 13.4	0.4 2.2 - - -	- - - 13 12.9	0.1 1.6 1.6 13.5 13.5 13.4	0.4 2.2 2.3 - -	V
Output Voltage with UVLO Activated (V <sub>CC</sub> = 6.0 V, I <sub>Sink</sub> = 1.0 mA)	V <sub>OL(UVLO)</sub>	-	0.1	1.1	-	0.1	1.1	V
Output Voltage Rise Time (C <sub>L</sub> = 1.0 nF, T <sub>J</sub> = 25°C)	t <sub>r</sub>	-	50	150	-	50	150	ns
Output Voltage Fall Time (C <sub>L</sub> = 1.0 nF, T <sub>J</sub> = 25°C)	t <sub>f</sub>	-	50	150	-	50	150	ns
UNDERVOLTAGE LOCKOUT SECTION								
Startup Threshold (V <sub>CC</sub> )  HTX842B, BV  HTX843B, BV, D	V <sub>th</sub>	15 7.8	16 8.4	17 9.0	14.5 7.8	16 8.4	17.5 9.0	V
Minimum Operating Voltage After Turn-On (V <sub>CC</sub> ) HTX842B, BV HTX843B, BV, D	V <sub>CC(min)</sub>	9.0 7.0	10 7.6	11 8.2	8.5 7.0	10 7.6	11.5 8.2	V
PWM SECTION								
Duty Cycle  Maximum HT284XA, HT384XA, HT2843D  HT384XAV  Minimum	DC <sub>(max)</sub>	94 - -	96 - -	- - 0	94 93 -	96 96 -	- - 0	%
TOTAL DEVICE		1	l	l	l	l	l	1
Power Supply Current Startup (V <sub>CC</sub> = 6.5 V for HTX843B, HT2843D V <sub>CC</sub> 14 V for HTX842B, BV)	I <sub>CC</sub> +I <sub>C</sub>	_	0.3	0.5	_	0.3	0.5	mA
(Note 7)		_	12	17	-	12	17	
Power Supply Zener Voltage (I <sub>CC</sub> =25 mA)	$V_Z$	30	36	_	30	36	_	V

 <sup>5.</sup> This parameter is measured at the latch trip point with V<sub>FB</sub> = 0 V.
 6. Comparator gain is defined as: A<sub>V</sub> <u>mV Output Compensation</u>


m ∨CurrentSenseInput

7. Adjust V<sub>CC</sub> above the Startup threshold before setting to 15 V.

Now duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible. T<sub>low</sub>=0°C for HT3842B, HT3843B; -25°C for HT2842B, HT2843B; -40°C for HT3842BV, HT3843BV, HT2843D T<sub>high</sub> =+70°C for HT3842B, HT3843B; +85°C for HT2842B, HT2843B, HT2843D; +105°C for HT3842BV, HT3843BV




100



1. C<sub>T</sub> = 10 nF 50 2. C<sub>T</sub> = 5.0nF 3. C<sub>T</sub> = 2.0 nF % DT, PERCENT OUTPUT DEADTIME  $4.C_T = 1.0 nF$ 20 5. C<sub>T</sub> = 500pF 6.CT=200pF 7.CT=100pF 5.0 V<sub>CC</sub>=15 V 2.0 T<sub>A</sub>=25°C 20k 200 k 100 k 500 k 1.0 M 10k  $f_{OSC}$ , OSCILLATOR FREQUENCY (kHz)

Figure 2. Timing Resistor versus Oscillator Frequency

Figure 3. Output Deadtime versus Oscillator Frequency








Figure 5. Maximum Output Duty Cycle versus Timing Resistor




Figure 6. Error Amp Small Signal Transient Response




Figure 7. Error Amp Large Signal Transient Response






Figure 8. Error Amp Open Loop Gain and Phase versus Frequency




Figure 9. Current Sense Input Threshold versus Error Amp Output Voltage




Figure 10. Reference Voltage Change versus Source Current




Figure 11. Reference Short Circuit Current versus Temperature




Figure 12. Reference Load Regulation





Figure 13. Reference Line Regulation




90%



V<sub>CC</sub> = 15 V C<sub>L</sub> = 1.0 nF T<sub>A</sub> = 25°C 10% 50 ns/DIV

Figure 14. Output Saturation Voltage versus Load Current

Figure 15. OutputWaveform






Figure 16. Output Cross Conduction

Figure 17. Supply Current versus SupplyVoltage

### PIN FUNCTION DESCRIPTION

8-Pin	14-Pin	Function	Description	
1	1	Compensation	This pin is the Error Amplifier output and is made available for loop compensation.	
2	3	Voltage Feedback	This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.	
3	5	Current Sense	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.	
4	7	R <sub>T</sub> /C <sub>T</sub>	The Oscillator frequency and maximum Output duty cycle are programmed by connecting resistor $R_T$ to $V_{\text{ref}}$ and capacitor $C_T$ to ground. Operation to 500 kHz is possible.	
5		GND	This pin is the combined control circuitry and power ground.	
6	10	Output	This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are sourced and sunk by this pin.	
7	12	Vcc	This pin is the positive supply of the control IC.	
8	14	$V_{ref}$	This is the reference output. It provides charging current for capacitor C <sub>T</sub> through resistor R <sub>T</sub> .	
	8	Power Ground	This pin is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.	
	11	Vc	The Output high state (VOH) is set by the voltage applied to this pin. With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.	
	9	GND	This pin is the control circuitry ground return and is connected back to the power source ground.	
	2,4,6,1	NC	No connection. These pins are not internally connected.	



### **OPERATING DESCRIPTION**

The HT3842B, HT3843B series are high performance,

fixed frequency, current mode controllers. They are specifically designed for Off-Line and DC-to-DC converter applications offering the designer acost-effective solution with minimal external components. A

representative block diagram is shown in Figure 19.

#### Oscillator

The oscillator frequency is programmed by the values chosen for the timing components  $R_T$  and  $C_T$ . It must also be noted that the value of  $R_T$  uniquely determines the maximum duty ratio of HT384xx. The oscillator configuration depicting the connection of the timing components to the  $R_T$  of the controller is shown in

Figure 18. Capacitor  $C_T$  gets charged from the  $V_{ref}$ source, through resistor  $R_T$  to its peak threshold  $V_{RT/CT(peak)}$ , typically 2.8 V. Upon reaching this peak threshold volage, an internal 8.3 mA current source,  $I_{dischg}$ , is enabled and the voltage across  $C_T$  begins to decrease. Once the voltage across  $C_T$  reaches its valley threshold,  $V_{RT/CT(valley)}$ , typically 1.2 V,  $I_{dischg}$  turns off. This allows capacitor  $C_T$  to charge up again from  $V_{ref}$ . This entire cycle repeats, and the resulting waveform on the  $R_T/C_T$ pin has a sawtooth shape. Typical waveforms are shown in Figure 20.

The oscillator thresholds are temperature compensated to within  $\pm 6\%$  at 50 kHz. Considering the general industry trend of operating switching controllers at higher frequencies, the HT384xx is guaranteed to operate within  $\pm 10\%$  at 250 kHz. These internal circuit refinements minimize variations of oscillator frequency and maximum duty ratio.

The charging and discharging times of the timing capacitor C<sub>T</sub> are calculated using Equations 1 and 2. These equations do not take into account the propagation delays of the internal comparator. Hence, at higher frequencies, the calculated value of the oscillator frequency differs from the actual value.

$$\begin{aligned} t_{RT/CT(chg)} &= R_T C_T In \bigg( V_{RT/CT(valley)} - V_{ref} \\ \hline V_{RT/CT(peak)} &= V_{ref} \\ \hline t_{RT/CT(dischg)} &= R_T C_T In \bigg( \end{aligned} \tag{eq. 1}$$

$$\begin{aligned} &R_{\mathsf{T}}I_{\mathsf{dischg}} + V_{\mathsf{RT/CT(peak)}} - V_{\mathsf{ref}} \\ &R_{\mathsf{T}}I_{\mathsf{dischg}} + V_{\mathsf{RT/CT(valley)}} - V_{\mathsf{ref}} \end{aligned} \tag{eq.2}$$

The maximum duty ratio,  $D_{max}$  is given by Equation 3.

$$D_{\text{max}} = \frac{1}{t_{\text{RT/CT(chg)}} + t_{\text{RT/CT(dischg)}}}$$
 (eq. 3)

Substituting Equations 1 and 2 into Equation 3, and after algebraic simplification, we obtain

$$D_{max} = In \underbrace{\begin{pmatrix} V_{RT/CT(valley)}^{-V} ref \\ \hline V_{RT/CT(peak)}^{-V} ref \\ \hline V_{RT/CT(valley)}^{-V} ref \\ \hline V_{RT/CT(peak)}^{-V} ref \\ \hline V_{RT/CT(peak)}^{-V} ref \\ \hline \begin{pmatrix} V_{RT/CT(peak)}^{-V} ref \\ \hline V_{RT/CT(peak)}^{-V} ref \\ \hline \end{pmatrix} \begin{pmatrix} V_{RT/CT(peak)}^{-V} ref \\ \hline V_{RT/CT(peak)}^{-V} ref \\ \hline \end{pmatrix} \begin{pmatrix} V_{$$

Clearly, the maximum duty ratio is determined by the timing resistor R<sub>T</sub>. Therefore, R<sub>T</sub> is chosen such as to achieve a desired maximum duty ratio. Once R<sub>T</sub> has been selected, C<sub>T</sub> can now be chosen to obtain the desired switching frequency as per Equation 5.

$$f = -\frac{1}{\text{RT/CT(valley)}^{-\mathbb{W}_{\text{ref}}}} - \frac{\frac{1}{\mathbb{R}^{1} \text{dischg}^{+\mathbb{V}_{\text{RT/CT(peak)}}^{-\mathbb{V}_{\text{ref}}}}}{\mathsf{T}^{1} \text{dischg}^{+\mathbb{V}_{\text{RT/CT(valley)}}^{-\mathbb{V}_{\text{ref}}}}} - \frac{\mathbb{R}^{1} \text{dischg}^{+\mathbb{V}_{\text{RT/CT(valley)}}^{-\mathbb{V}_{\text{ref}}}}}{\mathsf{T}^{1} \text{dischg}^{+\mathbb{V}_{\text{RT/CT(valley)}}^{-\mathbb{V}_{\text{ref}}}}} - \frac{\mathbb{R}^{1} \text{dischg}^{+\mathbb{V}_{\text{RT/CT(valley)}}^{-\mathbb{V}_{\text{ref}}}}}{\mathbb{R}^{1} \text{dischg}^{+\mathbb{V}_{\text{ref}}}}} - \frac{\mathbb{R}^{1} \text{dischg}^{+\mathbb{V}_{\text{ref}}}}}{\mathbb{R}^{1} \text{dischg}^{+\mathbb{V}_{\text{ref}}}}} - \frac{\mathbb{R}^{1} \text{dischg}^{+\mathbb{V}_{\text{ref}}$$

Figure 2 shows the frequency and maximum duty ratio variation versus R<sub>T</sub> for given values of C<sub>T</sub>. Care should be taken to ensure that the absolute minimum value of R<sub>T</sub> should not be less than 542 Q. However, considering a 10% tolerance for the timing resistor, the nearest available standard resistor of 680 Q is the absolute minimum that can be used to guarantee normal oscillator operation. If a timing

resistor smaller than this value is used, then the charging current through the  $R_T$ ,  $C_T$  path will exceed the pulldown (discharge) current and the oscillator will get permanently locked/latched to an undefined state.

In many noise-sensitive applications it may be desirable to frequency-lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure 22. For reliable synchronization, the free-running oscillator frequency should be set about 10% less than the clock frequency. A method for multi-unit synchronization is shown in Figure 23. By tailoring the clock waveform, accurate Output duty ratio clamping can be achieved.




Figure 18. Oscillator Configuration



### **Error Amplifier**

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical DC voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz with 57 degrees of phase margin (Figure 8). The non-inverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is -2.0 µA which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp Output (Pin 1) is provided for external loop compensation (Figure 33). The output voltage is offset by two diode drops ( $\approx 1.4 \text{ V}$ ) and divided by three before it connects to the non-inverting input of the Current Sense Comparator. This guarantees that no drive pulses appear at the Output (Pin 6) when pin 1 is at its lowest state (V<sub>OL</sub>). This occurs when the power supply is operating and the load is removed, or at the beginning of a soft-start interval (Figures 25, 26). The Error Amp minimum feedback resistance is limited by the amplifier's source current (0.5 mA) and the required output voltage (V<sub>OH</sub>) to reach the comparator's 1.0 V clamplevel:

$$R_{f(min)} \approx \frac{3.0 (1.0 \text{ V}) + 1.4 \text{ V}}{0.5 \text{ mA}} = 8800$$

### **Current Sense Comparator and PWM Latch**

The HT3842B, HT3843B operate as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin 1). Thus the error signal controls the peak inductor current on a cycle-by-cycle basis. The Current Sense Comparator PWM Latch configuration used ensures that only a single pulse

appears at the Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting the ground-referenced sense resistor Rs in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared to a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at pin 1 where:

$$I_{pk} = \frac{V_{(Pin 1)} - 1.4 \text{ V}}{3 \text{ R}_{S}}$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0 V. Therefore the maximum peak switch current is:

$$I_{pk(max)} = \frac{1.0 \text{ V}}{R_S}$$

 $I_{pk(max)} = \frac{1.0 \text{ V}}{R_S}$  When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of Rs to a reasonable level. A simple method to adjust this voltage is shown in Figure 24. The two external diodes are used to compensate the internal diodes, yielding a constant clamp voltage over

temperature. Erratic operation due to noise pickup canresult if there is an excessive reduction of the  $I_{pk(max)}$ 

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability (refer to Figure 28).




Figure 19. Representative Block Diagram




Figure 20. Timing Diagram





### Undervoltage Lockout

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal (V<sub>CC</sub>) and the reference output (V<sub>ref</sub>) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The V<sub>CC</sub> comparator upper and lower thresholds are 16 V/10 V for the HTX842B, and 8.4 V/7.6 V for the HTX843B. The  $V_{ref}$  comparator upper and lower thresholds are 3.6 V/3.4 V. The large hysteresis and low startup current of the HTX842B makes it ideally suited in off-line converter applications where efficient bootstrap startup techniques are required (Figure 35). The HTX843B is intended for lower voltage DC-to-DC converter applications. A 36 V Zener is connected as a shunt regulator from V<sub>CC</sub> to ground. Its purpose is to protect the IC from excessive voltage that can occur during system startup. The minimum operating voltage (V<sub>CC</sub>) for the HTX842B is 11 V and 8.2 V for the HTX843B.

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFETs. It is capable of up to  $\pm 1.0$  A peak drive current and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever an undervoltage lockout is active. This characteristic eliminates the need for an external pull–downresistor.

The SOIC–14 surface mount package provides separate pins for  $V_{\rm C}$  (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the  $I_{pk(max)}$  clamp level. The separate  $V_{\rm C}$  supply input allows the designer added flexibility in tailoring the drive voltage independent of  $V_{\rm CC}$ . A Zener clamp is typically connected to this input when driving power MOSFETs in systems where  $V_{\rm CC}$  is greater than 20 V. Figure 27 shows proper power and control ground connections in a current—sensing power MOSFET application.

### Reference

The 5.0 V bandgap reference is trimmed to  $\pm 1.0\%$  tolerance at  $T_J = 25\,^{\circ}\text{C}$  on the HT284XA, and  $\pm 2.0\%$  on the HT384XA. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short–circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry.

### **Design Considerations**

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low-current signal and high-current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 µF) connected directly to V<sub>CC</sub>, V<sub>C</sub>, and V<sub>ref</sub> may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise-generating components.

Current mode converters can exhibit subharmonic oscillations when operating at a duty cycle greater than 50% with continuous inductor current. This instability is independent of the regulator's closed loop characteristics and is caused by the simultaneous operating conditions of fixed frequency and peak current detecting. Figure 21A shows the phenomenon graphically. At to, switch conduction begins, causing the inductor current to rise at a slope of m<sub>1</sub>. This slope is a function of the input voltage divided by the inductance. At t<sub>1</sub>, the Current Sense Input reaches the threshold established by the control voltage. This causes the switch to turn off and the current to decay at a slope of m<sub>2</sub>, until the next oscillator cycle. The unstable condition can be shown if a perturbation is added to the control voltage, resulting in a small in I (dashed line). With a fixed oscillator period, the current decay time is reduced, and the minimum current at switch turn-on (t2) is increased






Figure 21. Continuous Current Waveforms

Figure 22. External Clock Synchronization




Figure 23. External Duty Cycle Clamp and Multi-Unit Synchronization

Figure 24. Adjustable Reduction of Clamp Level




Figure 25. Soft-Start Circuit

Figure 26. Adjustable Buffered Reduction of Clamp Level with Soft-Start




Figure 27. Current Sensing Power MOSFET






Figure 28. Current Waveform Spike Suppression






Series gate resistor  $R_{\mbox{\scriptsize g}}$  will damp any high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in thegate-sourcecircuit.

Figure 29. MOSFET Parasitic Oscillations




The totem pole output can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor  $C_1$ .

Figure 30. Bipolar Transistor Drive









The MCR101 SCR must be selected for a holding of < 0.5 mA @  $T_{A(min)}$ . The simple two transistor circuit can be used in place of the SCR as shown. All resistors are 10 k.

Figure 32. Latched Shutdown






 $Error\,Amp\,compensation\,circuit for\,stabilizing\,any current mode topology\,except for\,boost and flyback\,converters operating with continuous inductor current.$ 



Error Amp compensation circuit for stabilizing current mode boost and flyback topologies operating with continuous inductor current.


Figure 33. Error Amplifier Compensation



The buffered oscillator ramp can be resistively summed with either the voltage feedback or current sense inputs to provide slope compensation.

Figure 34. Slope Compensation





Test	Conditions	Results		
Line Regulation: 5.0 V ±12V	V <sub>in</sub> = 95 to 130 Vac			
Load Regulation: 5.0 V ±12V	$\begin{aligned} &V_{in} = 115 \text{ Vac}, \\ &I_{out} = 1.0 \text{ A to } 4.0 \text{ A} \\ &V_{in} = 115 \text{ Vac}, \\ &I_{out} = 100 \text{ mA to } 300 \text{ mA} \end{aligned}$	$m = 300 \text{mV} \text{or} \pm 3.0\%$ $m = 60 \text{mV} \text{or} \pm 0.25\%$		
OutputRipple: 5.0 V ±12V	V <sub>in</sub> = 115 Vac	40 mV <sub>pp</sub> 80 mV <sub>pp</sub>		
Efficiency	V <sub>in</sub> = 115 Vac	70%		

All outputs are at nominal load currents, unless otherwise noted