## FEATURES

- ADGM1001: DC to 34 GHz
- ADGM1002: DC to 20 GHz
- ADGM1003: DC to 16 GHz
- Insertion loss (ADGM1001)
- 0.8 dB (typical) at 18 GHz
- 1.5 dB (typical) at 34 GHz
- IIP3: 76 dBm (typical) (ADGM1001)
- Maximum RF power: 33 dBm (ADGM1001)
- On resistance: $3.4 \Omega$ (typical)
- Maximum dc current: 200 mA (ADGM1001)
- Actuation lifetime: 100 million cycles (minimum)
- On switching time (ton): $200 \mu \mathrm{~s}$ (typical)
- Integrated 3.3 V driver for simple control with parallel and SPI
- Independently controllable switches
- Space-saving integrated passive components
- Small, $5.00 \mathrm{~mm} \times 4.00 \mathrm{~mm} \times 0.90 \mathrm{~mm}$, 24-lead LGA package
- Temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## APPLICATIONS

- ATE load and probe boards
- DC and high speed loop back testing
- Relay replacements
- Reconfigurable filters and attenuators
- Military and microwave radios
- Cellular infrastructure: 5G mmWave
- Supports digital standards: PCle Gen4/Gen5/Gen6, USB 3 and USB 4, and PAM 4

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## GENERAL DESCRIPTION

The ADGM1001 is a wideband, single-pole, two-throw (SP2T) switch, fabricated using Analog Devices, Inc., micro-electromechanical system (MEMS) switch technology. This technology enables a small form factor, wide RF bandwidth, highly linear, low insertion loss switch that is operational down to $0 \mathrm{~Hz} / \mathrm{dc}$, making it an ideal solution for a wide range of RF and precision equipment switching needs. The device is packaged in a $24-l e a d, 5.00 \mathrm{~mm} \times 4.00 \mathrm{~mm} \times$ 0.90 mm , land grid array (LGA) package.

An integrated control chip generates the high voltage necessary to electrostatically actuate the switch via a complementary metal-oxide semiconductor (CMOS)-Ilow voltage transistor-transistor logic (LVTTL)-compatible parallel interface. All switches are independently controllable.

Multifunction pin names may be referenced by their relevant function only.

Table 1. ADGM1001/ADGM1002/ADGM1003 Key Specifications

|  |  |  | Maximum RF <br> Model | Bandwidth |
| :--- | :--- | :--- | :--- | :--- | Power (dBm) | Dignal |
| :--- |
| Range (V) | | Maximum DC |
| :--- |
| Current (mA) |

## COMPANION PRODUCTS

- Quad PMU: AD5522
- SP4T MEMS switches: ADGM1304, ADGM1004
- Low noise, LDO regulators: ADP7142, LT1962, LT3045-1


## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram ..... 1
General Description ..... 1
Companion Products ..... 1
Specifications ..... 3
ADGM1001 Specifications ..... 4
ADGM1002 Specifications ..... 6
ADGM1003 Specifications ..... 7
Timing Characteristics ..... 9
Absolute Maximum Ratings ..... 11
Thermal Resistance ..... 11
Electrostatic Discharge (ESD) Ratings ..... 11
ESD Caution. ..... 11
Pin Configuration and Function Descriptions ..... 12
Typical Performance Characteristics ..... 13
ADGM1001/ADGM1002 TypicalPerformance Characteristics.13
ADGM1003 Typical Performance
Characteristics ..... 19
Theory of Operation ..... 21
Switch Design ..... 21
Parallel Digital Interface ..... 21
SPI Digital Interface ..... 21
Internal Oscillator Feedthrough ..... 24
Internal Oscillator Feedthrough Mitigation. ..... 24
Low Power Mode ..... 24
Typical Operating Circuit ..... 24
Applications Information ..... 26
Power Supply Rails ..... 26
Power Supply Recommendations ..... 26
High Speed Digital Loopback ..... 26
Switchable RF Attenuator. ..... 26
Critical Operational Requirements. ..... 27
System Error Considerations Due to On-Resistance Drift. ..... 27
On-Resistance Shift due to Temperature Shock Post Actuations ..... 27
Hot Switching ..... 27
Handling Precautions ..... 28
Solder Stencil Recommendation. ..... 30
Register Summary ..... 31
Register Details ..... 32
Switch Data Register ..... 32
Outline Dimensions ..... 33
Ordering Guide ..... 33
Evaluation Boards ..... 33

## REVISION HISTORY

2/2023—Rev. 0 to Rev. A
Changes to Table 2 ..... 3
Deleted Input Second-Order Intermodulation Intercept Parameter; Table 3 ..... 5
Deleted Input Second-Order Intermodulation Intercept Parameter; Table 4 ..... 7
Changes to Table 10 ..... 12
Change to High Speed Digital Loopback Section ..... 26
Change to Figure 68 ..... 28
Changes to Ordering Guide ..... 33
3/2022—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to 3.6 V , AGND and $\mathrm{RFGND}=0 \mathrm{~V}$, and all specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2. ADGM1001/ADGM1002/ADGM1003


1 Typical specifications tested at $25^{\circ} \mathrm{C}$ with $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$.
2 RFx is RF1 or RF2. INx is IN1 or IN2.
${ }^{3}$ Switch is settled after $200 \mu \mathrm{~s}$. Do not apply RF power between $0 \mu \mathrm{~s}$ to $200 \mu \mathrm{~s}$.
${ }^{4}$ RF power must be removed or less than $5 \mathrm{dBm}, 50 \mu \mathrm{~s}$ prior to turning the switch off.

## SPECIFICATIONS

${ }^{5}$ Disable the internal oscillator to eliminate feedthrough.
${ }^{6}$ Spectrum analyzer setup: resolution bandwidth $(R B W)=200 \mathrm{~Hz}$, video bandwidth $(V B W)=2 \mathrm{~Hz}$, span $=100 \mathrm{kHz}$, input attenuator $=0 \mathrm{~dB}$, detector type $=$ peak, maximum hold = off. Measurements taken with one switch on and off switch port terminated into $50 \Omega$. The fundamental feedthrough noise or harmonic thereof is tested (whichever is the highest).
7 For more details, see the Low Power Mode section.
${ }^{8}$ For more details, see the Internal Oscillator Feedthrough Mitigation section.

## ADGM1001 SPECIFICATIONS

Table 3. ADGM1001

| Parameter | Symbol | Min | Typ ${ }^{1}$ | Max | Unit | Test Conditions/Comments ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ON-RESISTANCE PROPERTIES <br> Initial On-Resistance Properties On Resistance | Ron |  | 3.4 | 6.5 | $\Omega$ | Drain source current $\left(l_{\text {Ds }}\right)=50 \mathrm{~mA}, 0 \mathrm{~V}$ input bias at 1 ms after first actuation, maximum specification from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| On-Resistance Match Between Channels | $\Delta \mathrm{R}_{\text {ONCH_CH }}$ |  |  | 1.1 | $\Omega$ | Maximum value tested from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ at Time 0 (TO) |
| On-Resistance Drift Over Time | $\Delta R_{\text {ON TIME }}$ |  |  | -0.46 | $\Omega$ | $\mathrm{R}_{\mathrm{ON}}$ changed from 1 ms to 100 ms after first actuation, maximum value tested from $25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Over Actuations | $\Delta \mathrm{R}_{\text {ON }}$ |  | -0.7 |  | $\Omega$ | After $10^{6}$ actuations, switch is actuated at $25^{\circ} \mathrm{C}$, and $\mathrm{R}_{\mathrm{ON}}$ is measured at $25^{\circ} \mathrm{C}$ |
|  |  |  | -1 |  | $\Omega$ | After $100 \times 10^{6}$ actuations, switch is actuated at $25^{\circ} \mathrm{C}$, and $\mathrm{R}_{\mathrm{ON}}$ is measured at $25^{\circ} \mathrm{C}$ |
|  |  |  |  | $-2.3$ | $\Omega$ | After $7 \times 10^{6}$ actuations, switch is actuated at $85^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{ON}}$ is measured at $25^{\circ} \mathrm{C}$, and actuation frequency $=1 \mathrm{~Hz}$ |
|  |  |  |  | 3 | $\Omega$ | After $100 \times 10^{6}$ actuations, switch is actuated at $85^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{ON}}$ is measured at $25^{\circ} \mathrm{C}$, and actuation frequency $=289 \mathrm{~Hz}$ |
| LIFETIME PROPERTIES |  |  |  |  |  |  |
| Continuously On Lifetime |  |  | 10 |  | Years | Time before failure ${ }^{3}$ at $85^{\circ} \mathrm{C}$ |
| Actuation Lifetime |  |  |  |  |  |  |
| Cold Switched |  | $100 \times 10^{6}$ | $500 \times 10^{6}$ |  | Actuations | Load between toggling is 220 mA , tested at $85^{\circ} \mathrm{C}$ |
| RF Hot Switched |  |  |  |  |  | RF power = continuous wave, terminated into $50 \Omega, 50 \%$ of test population failure point (T50) |
| 7 dBm |  |  | $1 \times 10^{9}$ |  | Actuations |  |
| 10 dBm |  |  | $60 \times 10^{6}$ |  | Actuations |  |
| 15 dBm |  |  | $4 \times 10^{6}$ |  | Actuations |  |
| 20 dBm |  |  | $23 \times 10^{3}$ |  | Actuations |  |
| DC Hot Switched |  |  |  |  |  | Terminated into $50 \Omega$, RFx load capacitance $=$ $10 \mu \mathrm{~F}, 50 \%$ of test population failure point (T50) |
| 0.5 V or 9 mA |  |  | $1 \times 10^{9}$ |  | Actuations |  |
| 1 V or 18 mA |  |  | $650 \times 10^{6}$ |  | Actuations |  |
| 2.5 V or 46 mA |  |  | $55 \times 10^{3}$ |  | Actuations |  |
| 3.5 V or 65 mA |  |  | $6.5 \times 10^{3}$ |  | Actuations |  |
| 5 V or 93 mA |  |  | $2.5 \times 10^{3}$ |  | Actuations |  |

## SPECIFICATIONS

Table 3. ADGM1001 (Continued)


## SPECIFICATIONS

## ADGM1002 SPECIFICATIONS

Table 4. ADGM1002


## SPECIFICATIONS

Table 4. ADGM1002 (Continued)

| Parameter | Symbol | Min | Typ ${ }^{1}$ | Max | Unit | Test Conditions/Comments ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crosstalk | IIP3 |  | 33 |  | dB | DC to 6 GHz , RFC to RFx |
|  |  |  | 29 |  | dB | 6 GHz to 10 GHz , RFC to RFx |
|  |  |  | 24 |  | dB | 10 GHz to 20 GHz , RFC to RFx |
| Return Loss |  |  | 19 |  | dB | DC to 6 GHz , RFC to RFx |
|  |  |  | 18 |  | dB | 6 GHz to 10 GHz , RFC to RFx |
|  |  |  | 18 |  | dB | 10 GHz to 20 GHz , RFC to RFx |
| Input Third-Order Intermodulation Intercept |  |  | 65.5 |  | dBm | Input: 900 MHz and 901 MHz , and $\mathrm{P}_{\text {IN }}=27 \mathrm{dBm}$ |
|  |  |  | 76 |  | dBm | Input: 2110 MHz and $2170 \mathrm{MHz}, 3510 \mathrm{MHz}$ and 3570 MHz , and $\mathrm{P}_{\mathrm{IN}}=30 \mathrm{dBm}$ |
| Second Harmonic Distortion | HD2 |  | -92 |  | dBc | Input: 5 MHz and $\mathrm{P}_{\mathrm{IN}}=0 \mathrm{dBm}$ |
|  |  |  | -88 |  | dBc | Input: 150 MHz and 800 MHz , and $\mathrm{P}_{\text {IN }}=30 \mathrm{dBm}$ |
| Third Harmonic Distortion | HD3 |  | -83 |  | dBC | Input: 150 MHz and 800 MHz , and $\mathrm{P}_{\text {IN }}=30 \mathrm{dBm}$ |
| Total Harmonic Distortion | THD |  | -114 |  | dBC | $\begin{aligned} & R_{L}=300 \Omega, \text { frequency }=1 \mathrm{kHz} \text {, and } \\ & R F x=2.5 \mathrm{~V} p-p \end{aligned}$ |
| Total Harmonic Distortion Plus Noise | THD + N |  | -111 |  | dBc | $R_{L}=300 \Omega$, frequency $=1 \mathrm{kHz}$, and $R F x=2.5 \mathrm{~V}$ p-p |
| Maximum RF Power |  |  |  | 30 | dBm | $50 \Omega$ termination |
| DC Signal Range |  | -5 |  | +5 | V | On switch dc input bias voltage signal range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Stand Off Voltage |  | -5 |  | +5 | V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, this specification is applied when the switch is in the off position with no RF signal |
| Maximum DC Current |  |  |  | 150 | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

1 Typical specifications tested at $25^{\circ} \mathrm{C}$ with $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$.
${ }^{2} R F x$ is RF1 or RF2. $\operatorname{INx}$ is $\operatorname{IN} 1$ or $\operatorname{IN} 2$.
${ }^{3}$ This value shows the time it takes for $1 \%$ of a sample lot to fail.

## ADGM1003 SPECIFICATIONS

Table 5. ADGM1003

| Parameter | Symbol | Min | Typ ${ }^{1}$ | Max | Unit | Test Conditions/Comments ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ON-RESISTANCE PROPERTIES |  |  |  |  |  |  |
| Initial On-Resistance Properties |  |  |  |  |  |  |
| On Resistance | $\mathrm{R}_{\mathrm{ON}}$ |  | 3.4 |  | $\Omega$ | $\mathrm{I}_{\mathrm{DS}}=50 \mathrm{~mA}, 0 \mathrm{~V}$ input bias at 1 ms after first actuation, maximum specification from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| On-Resistance Match Between Channels | $\Delta \mathrm{R}_{\text {ONCH_CH }}$ |  |  | 1.1 | $\Omega$ | Maximum value tested from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ at T0 |
| On-Resistance Drift |  |  |  |  |  |  |
| Over Time | $\Delta \mathrm{R}_{\text {ON TIME }}$ |  | -0.15 |  | $\Omega$ | $R_{\text {ON }}$ changed from 1 ms to 100 ms after first actuation, maximum value tested from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Over Actuations | $\Delta \mathrm{R}_{\text {ON }}$ |  | -0.7 |  | $\Omega$ | After $10^{6}$ actuations, switch is actuated at $25^{\circ} \mathrm{C}$, and $\mathrm{R}_{\text {ON }}$ is measured at $25^{\circ} \mathrm{C}$ |
|  |  |  | -1 |  | $\Omega$ | After $100 \times 10^{6}$ actuations, switch is actuated at $25^{\circ} \mathrm{C}$, and $\mathrm{R}_{\text {on }}$ is measured at $25^{\circ} \mathrm{C}$ |

## SPECIFICATIONS

Table 5. ADGM1003 (Continued)

| Parameter | Symbol | Min | Typ ${ }^{1}$ | Max | Unit | Test Conditions/Comments ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RELIABILITY PROPERTIES <br> Continuously On Lifetime Actuation Lifetime Cold Switched Hot Switched |  |  | $\begin{aligned} & 10 \\ & 100 \times 10^{6} \\ & 0 \end{aligned}$ |  | Years <br> Actuations <br> dBm | Time before failure ${ }^{3}$ at $85^{\circ} \mathrm{C}$ <br> Load between toggling is 75 mA , tested at $85^{\circ} \mathrm{C}$ |
| DYNAMIC CHARACTERISTICS <br> Frequency Range Insertion Loss <br> Isolation <br> Crosstalk <br> Return Loss <br> Total Harmonic Distortion <br> Total Harmonic Distortion Plus Noise <br> Maximum RF Power <br> DC Signal Range <br> Stand Off Voltage <br> Maximum DC Current | THD $T H D+N$ | 0 | 0.5 0.6 0.7 32 28 24 33 29 25 19 18 18 -114 -111 | 16 <br> 27 <br> +3 <br> +3 <br> 75 | GHz <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB <br> dBc <br> dBc <br> dBm <br> V <br> V <br> mA | RFx to RFC <br> DC to 6 GHz , RFC to RFx 6 GHz to 10 GHz , RFC to RFx 10 GHz to 16 GHz , RFC to RFx DC to 6 GHz , RFC to RFx 6 GHz to 10 GHz , RFC to RFx 10 GHz to 16 GHz , RFC to RFx DC to 6 GHz , RFC to RFx 6 GHz to 10 GHz , RFC to RFx 10 GHz to 16 GHz , RFC to RFx DC to 6 GHz , RFC to RFx 6 GHz to 10 GHz , RFC to RFx 10 GHz to 16 GHz , RFC to RFx $R_{L}=300 \Omega$, frequency $=1 \mathrm{kHz}$, and $R F x=2.5 \mathrm{~V}$-p $R_{L}=300 \Omega$, frequency $=1 \mathrm{kHz}$, and $R F x=2.5 \mathrm{~V}$ p-p <br> $50 \Omega$ termination <br> On switch dc input bias voltage signal range, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, this specification is applied when the switch is in the off position with no RF signal applied $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| 1 Typical specifications tested at $25^{\circ} \mathrm{C}$ <br> ${ }^{2}$ RFx is RF1 or RF2. INx is $\operatorname{IN} 1$ or $\operatorname{IN} 2$. <br> 3 This value shows the time it takes for | 3.3 V . <br> ample lot |  |  |  |  |  |

## SPECIFICATIONS

## TIMING CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ to 3.6 V , AGND and $\mathrm{RFGND}=0 \mathrm{~V}$, and all specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Guaranteed by design and characterization, not production tested.

Table 6.

| Parameter | Limit at $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$ | Unit | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | 100 | ns min | SCLK period |
| $\mathrm{t}_{2}$ | 45 | ns min | SCLK high pulse width |
| $t_{3}$ | 45 | ns min | SCLK low pulse width |
| $t_{4}$ | 25 | ns min | CS falling edge to SCLK active edge |
| $t_{5}$ | 20 | ns min | Data setup time |
| $\mathrm{t}_{6}$ | 20 | ns min | Data hold time |
| $\mathrm{t}_{7}$ | 25 | ns min | SCLK active edge to $\overline{\mathrm{CS}}$ rising edge |
| $\mathrm{t}_{8}$ | 20 | ns max | $\overline{\text { CS }}$ falling edge to SDO data available |
| $\mathrm{tg}_{9}{ }^{1}$ | 40 | ns max | SCLK falling edge to SDO data available |
| $\mathrm{t}_{10}$ | 25 | ns max | $\overline{\text { CS }}$ rising edge to SDO returns to high impedance |
| $t_{11}$ | 100 | ns min | $\overline{\text { CS }}$ high time between SPI commands |
| $t_{12}$ | 25 | ns min | SCLK edge rejection to $\overline{\mathrm{CS}}$ falling edge |
| $\mathrm{t}_{13}$ | 25 | ns min | $\overline{\text { CS rising edge to SCLK edge rejection }}$ |

1 Measured with a 20 pF load. tg determines the maximum SCLK frequency when SDO is used.

## Timing Diagrams



Figure 2. Addressable Mode Timing Diagram

## SPECIFICATIONS



Figure 3. Daisy-Chain Timing Diagram


Figure 4. SCLK and $\overline{C S}$ Timing Relationship


Figure 5. Switch Loading Profile

## ABSOLUTE MAXIMUM RATINGS

Table 7.

| Parameter | Rating |
| :---: | :---: |
| $V_{D D}$ to AGND | -0.3 V to +6 V |
| Digital Inputs ${ }^{1}$ | $-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \text { or } 30 \mathrm{~mA}$ (whichever occurs first) |
| Switch DC Rating ${ }^{2}$ |  |
| ADGM1001 Voltage | $\pm 7 \mathrm{~V}$ |
| ADGM1002 Voltage | $\pm 7 \mathrm{~V}$ |
| ADGM1003 Voltage | $\pm 4 \mathrm{~V}$ |
| ADGM1001 Current | 220 mA |
| ADGM1002 Current | 175 mA |
| ADGM1003 Current | 100 mA |
| VCP ${ }_{\text {EXT }}$ | 82 V |
| Stand Off Voltage ${ }^{3}$ |  |
| ADGM1001 | $\pm 10 \mathrm{~V}$ |
| ADGM1002 | $\pm 8 \mathrm{~V}$ |
| ADGM1003 | $\pm 6 \mathrm{~V}$ |
| RF Power Rating ${ }^{4}$ |  |
| ADGM1001 | 34 dBm |
| ADGM1002 | 31 dBm |
| ADGM1003 | 28 dBm |
| Group D |  |
| Mechanical Shock ${ }^{5}$ | 1500 g with 0.5 ms pulse |
| Vibration | 20 Hz to 2000 Hz acceleration at 50 g |
| Constant Acceleration | $30,000 \mathrm{~g}$ |
| Temperature |  |
| Operating Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow Soldering (Pb-Free) |  |
| Peak | $+260(+0 /-5)^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 10 sec to 30 sec |

1 Clamp overvoltages at INx by internal diodes. Limit the current to the maximum ratings shown.
2 This rating is applied when the switch in the on position with no RF signal applied.
3 This rating is with respect to the switch in the off position with no RF signal applied.
4 This rating is with respect to the switch in the on position and terminated into $50 \Omega$.

5 If a device is dropped during handling, do not use the device.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating may be applied at any one time.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\mathrm{JA}}$ is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.
$\theta_{\text {Jct }}$ is the junction to the top of the case thermal resistance.
$\theta_{\text {JCB }}$ is the junction to the bottom of the case thermal resistance.
Table 8. Thermal Resistance


The following ESD information is provided for handling of ESD-sensitive devices in and ESD-protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.
Field induced charged-device model (FICDM) per ANSI/ESDA/JEDEC JS-002.

## ESD Ratings for ADGM1001/ADGM1002/ ADGM1003

Table 9. ADGM1001/ADGM1002/ADGM1003, 24-Lead LGA

| ESD Model | Withstand Threshold |
| :--- | :--- |
| HBM $^{1}$ | 150 V |
|  | 150 V for the RF1, RF2, and RFC pins |
|  | 2 kV for all other pins |
| FICDM $^{2}$ | 500 V |

1 Take proper precautions during handling as outlined in the Handling Precautions section.
${ }^{2}$ A safe automated handling and assembly process is achieved at this rating level by implementing industry-standard ESD controls.

## ESD CAUTION

 ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

ADGM1001/ADGM1002/ADGM1003

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 6. Pin Configuration

Table 10. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | IN1/SDI | Paralle Logic Digital Control Input 1. The voltage applied to the IN1 pin controls the gate of the MEMS switch RF1 to RFC. In SPI mode, this is the serial data input pin (SDI). |
| 2 | IN2/CS | Parallel Logic Digital Control Input 2. The voltage applied to the IN2 pin controls the gate of the MEMS switch RF2 to RFC. In SPI mode, this is the chip select pin (드). |
| 3 | AGND/SCLK | In parallel logic control mode, the AGND pin must be connected to ground. In SPI mode, this is the serial clock input pin (SCLK). |
| 4 | AGND/SDO | In parallel logic control mode, the AGND pin must be connected to ground. In SPI mode, this is the serial data output pin (SDO). |
| 5, 8, 22 | AGND | Analog Ground Connection (Recommended to Connect AGND and RFGND Together). |
| 6 | PIN/SPI | Parallel or Serial Logic Control Enable Pin (PIN). When this pin is high, SPI enables, and when this pin is low, the parallel (IN1 and IN2) interface enables. |
| 7 | EXTD_EN | External Voltage Drive Enable. In normal operation, set EXTD_EN low to enable the built-in 10 MHz oscillator to enable the internal driver IC voltage boost circuitry. Setting EXTD_EN high disables the internal 10 MHz oscillator and driver boost circuitry. Disabling the internal oscillator eliminates any associated noise feedthrough. With the oscillator disabled, the switch can still be controlled via the logic interface pins ( $\operatorname{IN} 1$ and $\operatorname{IN} 2$ ), but the $\mathrm{V}_{\mathrm{CP}}$ pin must be driven with 80 V dc from an external voltage supply. |
| 9, 11 to 14,16 to 19 , 21 | RFGND | RF Ground Connection (Recommended to Connect AGND and RFGND Together). |
| 10 | RF2 | RF2 Port. The RF2 pin can be an input or an output. If unused, the RF2 pin must be connected to RFGND or terminate the RF2 pin with a $50 \Omega$ resistor to RFGND. |
| 15 | RFC | Common RF Port. The RFC pin can be an input or an output. |
| 20 | RF1 | RF1 Port. The RF1 pin can be an input or an output. If unused, the RF1 pin must be connected to RFGND or terminate the RF1 pin with a $50 \Omega$ resistor to RFGND. |
| 23 | $V_{D D}$ | Positive Power Supply Input. For the recommend input voltage, see Table 3. No external ac decoupling capacitors are needed because these capacitors are integrated into the package. When no supply voltage is applied to the power supply input, all switches are in an indeterminate state. |
| 24 | $V_{C P}$ | Driver IC Input and Output. In normal operating mode, $\mathrm{V}_{\mathrm{CP}}$ outputs 80 V dc and do not load this pin externally because there is an internal decoupling capacitor connected to ground in the package. If the EXTD_EN pin is high, the internal voltage boost circuity disables, and an 80 V dc voltage must be input into $\mathrm{V}_{\mathrm{CP}}$ to drive the switches via the logic interface. |
|  | EP1 | Exposed Pad 1. EP1 is internally connected to AGND. Connect EP1 to AGND or to both AGND and RFGND. |
|  | EP2 | Exposed Pad 2. EP2 is internally connected to RFGND. Connect EP2 to RFGND or to both RFGND and AGND. | ADGM1001/ADGM1002/ADGM1003

TYPICAL PERFORMANCE CHARACTERISTICS

## ADGM1001/ADGM1002 TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. Absolute $R_{O N}$ vs. Switch Actuation Number, $T_{A}=25^{\circ} \mathrm{C}$, Load Applied During Actuations $=50 \mathrm{~mA}$


Figure 8. $R_{O N}$ Drift vs. Switch Actuation Number, Normalized at Zero, $T_{A}=$ $25^{\circ} \mathrm{C}$, and Load Applied During Actuations $=50 \mathrm{~mA}$


Figure 9. Absolute $R_{O N}$ vs. Time ( 1 ms to 10 sec ) over Different Channels, Multiple Devices, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}$, Current $=50 \mathrm{~mA}$


Figure 10. R $R_{O N}$ Drift vs. Time ( 1 ms to 10 sec ) over Different Channels, Multiple Devices, Normalized at Zero, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}$, Current $=50 \mathrm{~mA}$


Figure 11. ADGM1001 Absolute $R_{O N}$ vs. Time ( 1 ms to 10 sec ) over Different Current Levels, Multiple Devices, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}, \mathrm{RF} 1$ to RFC


Figure 12. ADGM1001 RoN Drift vs. Time (1 ms to 10 sec ) over Different Current Levels, Multiple Devices, Normalized at Zero, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}$, RF1 to RFC

ADGM1001/ADGM1002/ADGM1003

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 13. Absolute $R_{O N}$ vs. Time (1 ms to 10 sec ) over Temperature, Multiple Devices, Current $=50 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{RF} 1$ to RFC


Figure 14. $R_{\text {oN }}$ Drift vs. Time ( 1 ms to 10 sec ) over Temperature, Multiple Devices, Normalized at Zero, Current $=50 \mathrm{~mA}, V_{D D}=3.3$ V, RF1 to RFC


Figure 15. ADGM1001 RoN vs. Signal Bias Voltage over Supply Voltages, RF1 to RFC On


Figure 16. ADGM1001 R ON vs. Signal Bias Voltage over Temperature, RF1 to RFC On


Figure 17. ADGM1001 Insertion Loss vs. Frequency, Linear Scale ( $V_{D D}=3.3 \mathrm{~V}$ )


Figure 18. ADGM1002 Insertion Loss vs. Frequency, Linear Scale $\left(V_{D D}=3.3 \mathrm{~V}\right)$

ADGM1001/ADGM1002/ADGM1003

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 19. ADGM1001 Insertion Loss vs. Frequency over Temperature ( $V_{D D}=3.3 \mathrm{~V}, \mathrm{RF} 1$ to RFC )


Figure 20. ADGM1002 Insertion Loss vs. Frequency over Temperature ( $V_{D D}=3.3 \mathrm{~V}, R F 1$ to $R F C$ )


Figure 21. ADGM1001 Return Loss vs. Frequency ( $V_{D D}=3.3 \mathrm{~V}$ )


Figure 22. ADGM1002 Return Loss vs. Frequency ( $V_{D D}=3.3 \mathrm{~V}$ )


Figure 23. ADGM1001 Return Loss vs. Frequency over Temperature ( $V_{D D}=3.3 V, R F 1$ to $R F C$ )


Figure 24. ADGM1002 Return Loss vs. Frequency over Temperature ( $V_{D D}=3.3 \mathrm{~V}$, RF1 to RFC)

ADGM1001/ADGM1002/ADGM1003

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 25. ADGM1001 Off Isolation vs. Frequency over Temperature, All Channels Off ( $V_{D D}=3.3 \mathrm{~V}, \mathrm{RFx}$ to RFC)


Figure 26. ADGM1002 Off Isolation vs. Frequency over Temperature, All Channels Off ( $V_{D D}=3.3 \mathrm{~V}$, RFx to RFC)


Figure 27. ADGM1001 Off Isolation vs. Frequency over Temperature, RF1 to RFC On ( $V_{D D}=3.3 \mathrm{~V}$ )


Figure 28. ADGM1002 Off Isolation vs. Frequency over Temperature, RF1 to RFC On ( $V_{D D}=3.3 \mathrm{~V}$ )


Figure 29. ADGM1001 Crosstalk vs. Frequency over Temperature ( $V_{D D}=3.3 \mathrm{~V}, R F x$ to $R F x$ )


Figure 30. ADGM1002 Crosstalk vs. Frequency over Temperature ( $V_{D D}=3.3 \mathrm{~V}, R F x$ to $R F x$ )


Figure 31. Reference Trace Eye Diagram at 32 Gbps (Pattern Used Pseudo Random Binary Sequence (PRBS) $2^{15}$-1)


Figure 32. ADGM1001 Eye Diagram at 32 Gbps (RF1 to RFC with Reference Trace, Pattern Used PRBS $2^{15}$-1)


Figure 33. ADGM1001 THD vs. Signal Amplitude ( $V_{D D}=3.3 V, R_{L}=300 \Omega$, $T_{A}=25^{\circ} \mathrm{C}$, Signal Source Impedance $=20 \Omega$ )


Figure 34. ADGM1001 THD $+N$ vs. Signal Amplitude $\left(V_{D D}=3.3 V, R_{L}=300 \Omega\right.$, $T_{A}=25^{\circ} \mathrm{C}$, Signal Source Impedance $=20 \Omega$ )


Figure 35. ADGM1001 THD vs. Frequency $\left(V_{D D}=3.3 \mathrm{~V}, R_{L}=300 \Omega, T_{A}=25^{\circ} \mathrm{C}\right.$, Signal Source Impedance $=20 \Omega$ )


Figure 36. ADGM1001 THD $+N$ vs. Frequency $\left(V_{D D}=3.3 V, R_{L}=300 \Omega\right.$, $T_{A}=25^{\circ} \mathrm{C}$, Signal Source Impedance $=20 \Omega$ )

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 37. Digital Control and Test Signal vs. Time ( $V_{D D}=3.3 \mathrm{~V}$ )


Figure 38. Switch Capacitance vs. Signal Bias Voltage


Figure 39. ADGM1001 Output Power ( $P_{\text {out }}$ ) vs. $P_{I N}\left(V_{D D}=3.3 \mathrm{~V}\right)$


Figure 40. ADGM1001 Insertion Loss vs. $P_{\text {IN }}$


Figure 41. Oscillator Feedthrough vs. Frequency, Wide Bandwidth $\left(V_{D D}=3.3 \mathrm{~V}\right)$


Figure 42. Internal Bleed Resistor Distribution over Temperature

ADGM1001/ADGM1002/ADGM1003

## TYPICAL PERFORMANCE CHARACTERISTICS

## ADGM1003 TYPICAL PERFORMANCE CHARACTERISTICS



Figure 43. Insertion Loss vs. Frequency, Linear Scale ( $V_{D D}=3.3$ V)


Figure 44. Insertion Loss vs. Frequency over Temperature ( $V_{D D}=3.3 \mathrm{~V}, \mathrm{RF} 1$ to RFC )


Figure 45. Return Loss vs. Frequency ( $V_{D D}=3.3 \mathrm{~V}$ )


Figure 46. Return Loss vs. Frequency over Temperature
( $V_{D D}=3.3$ V, RF1 to RFC)


Figure 47. Off Isolation vs. Frequency over Temperature, All Channels Off ( $V_{D D}=3.3 \mathrm{~V}, R F 1$ to $R F C$ )


Figure 48. Off Isolation vs. Frequency over Temperature, RF1 to RFC On ( $V_{D D}=3.3 \mathrm{~V}, \mathrm{RF} 2$ to RFC )

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 49. Crosstalk vs. Frequency over Temperature ( $V_{D D}=3.3 \mathrm{~V}, R F 2$ to RF1)


Figure 50. Digital Control and Test Signal vs. Time ( $V_{D D}=3.3 \mathrm{~V}$ )


Figure 51. Internal Bleed Resistor Value Distribution over Temperature

ADGM1001/ADGM1002/ADGM1003

## THEORY OF OPERATION

## SWITCH DESIGN

The ADGM1001 is a wideband SP2T switch fabricated using Analog Devices, MEMS switch technology. This technology enables high power, low loss, low distortion, wide bandwidth ( GHz range) switches to be realized for demanding RF applications.
A key strength of the MEMS switch is that it simultaneously brings together best-in-class, high frequency RF performance and dc precision performance. This combination coupled with superior reliability and a tiny surface mountable form factor make the MEMS switch the ideal switching solution for all RF and precision signal instrumentation needs.

## PARALLEL DIGITAL INTERFACE

The ADGM1001 can be controlled via a parallel interface. Standard CMOS/LVTTL signals applied through this interface control the independent actuation and release of all of the switch channels of the ADGM1001.

Setting Pin 6 ( $\overline{\mathrm{PIN}} / \mathrm{SPI})$ low enables the parallel control interface in two-wire SP2T mode. Pin 1 and Pin 2 (IN1 and IN2) control the switching functions of the ADGM1001. When a Logic 1 is applied to one of these pins, the corresponding switch turns on. Conversely, when a Logic 0 is applied to one of these pins, the corresponding switch turns off. In SP2T mode, it is possible to connect more than one RFx input to RFC at a time. See Table 11 for the truth table.

In parallel control mode, Pin 3 and Pin 4 (AGND/SCLK and AGND/ SDO, respectively) must be connected to ground.
When no supply voltage is applied to Pin $23\left(V_{D D}\right)$, all switches are in an indeterminate state.

Table 11. Truth Table in Parallel Digital Interface Mode (SP2T)

| Pin1 (IN1) | Pin 2 (IN2) | RF1 to RFC | RF2 to RFC |
| :--- | :--- | :--- | :--- |
| 0 | 0 | Off | Off |
| 0 | 1 | Off | On |
| 1 | 0 | On | Off |
| 1 | 1 | On | On |

## SPI DIGITAL INTERFACE

The ADGM1001 can be controlled via an SPI digital interface when Pin 6 (PIN/SPI) is high. SPI Mode 0 or Mode 3 can be used with the ADGM1001, and it operates with SCLK frequencies up to 10 MHz . When the SPI is active, addressable mode is the default mode by which the device registers are accessed by a 16 -bit SPI command that is bounded by the state of the CS pin. The ADGM1001 can also operate in daisy-chain mode.
The SPI pins of the ADGM1001 are $\overline{C S}$, SCLK, SDI, and SDO. Hold $\overline{\mathrm{CS}}$ low when using the SPI. The data on the SDI is captured on the rising edge of the SCLK, and data is propagated out on the SDO on the falling edge of the SCLK. The SDO has a push-pull output driver architecture; therefore, it does not require pull-up resistors. The two available SPI operation modes are addressable and daisy-chain.

## Addressable Mode

Addressable mode is the default mode for the ADGM1001 upon power-up. A single SPI frame in addressable mode is bounded by a CS falling edge and the succeeding $\overline{C S}$ rising edge. It is composed of 16 SCLK cycles. The timing diagram for addressable mode is shown in Figure 52 for SPI Mode 0.
The first SDI bit indicates if the SPI command is a read or write command. The next seven bits determine the target register address. The remaining eight bits provide the data to the addressed register. The last eight bits are ignored during a read command because during these clock cycles SDO propagates out the data contained in the addressed register.

In Mode 0, during any SPI command, SDO sends out eight alignment bits on the CS falling edge and the first seven SCLK falling edges (in Mode 3, the first SCLK falling edge is ignored as shown in Figure 53) The alignment bits observed at the SDO are 0x25.

The target register address of an SPI command is determined on the eighth SCLK rising edge. Data from this register propagates out on the SDO from the 8th to the 15th SCLK falling edge during SPI reads. A register write occurs on the 16th SCLK rising edge during SPI writes.


Figure 52. Addressable Mode Timing Diagram (Mode 0)

## THEORY OF OPERATION



Figure 53. Addressable Mode Timing Diagram (Mode 3)

## THEORY OF OPERATION

## Daisy-Chain Mode

The connection of several ADGM1001 devices in a daisy-chain configuration is possible. All devices share the same $\overline{\mathrm{CS}}$ and SCLK line, while the SDO of a device forms a connection to the SDI of the next device creating a shift register. In daisy-chain mode, the SDO is an 8 -cycle delayed version of the SDI.
The ADGM1001 can only enter daisy-chain mode from addressable mode by sending the 16 -bit SPI command, $0 \times 2500$. See
Figure 54 for an example of this. When the ADGM1001 receives this command, the SDO of the devices sends out the same command because the alignment bits at the SDO are $0 \times 25$. These alignment bits allow multiple daisy connected devices to enter dai-sy-chain mode in a single SPI frame. A hardware reset is required to exit daisy-chain mode.

For the timing diagram of a typical daisy-chain SPI frame, see Figure 55. When CS goes high, Device 1 writes Command 0 , Bits[7:0], to its switch data register, Device 2 writes Command 1, Bits[7:0], to its switches, and so on. The SPI block uses the last eight bits it received through the SDI to update the switches. After entering daisy-chain mode, the first eight bits sent out by the SDO are $0 \times 00$. When $\overline{\mathrm{CS}}$ goes high, the internal shift register value does not reset back to zero.

An SCLK rising edge reads in data on the SDI, while data is propagated out of the SDO on an SCLK falling edge. The expected number of SCLK cycles must be a multiple of eight before $\overline{\text { CS }}$ goes high. When this is not the case, the SPI sends the last eight bits received to the switch data register.


Figure 54. SPI Command to Enter Daisy-Chain Mode


Figure 55. Example of a SPI Frame When Three ADGM1001s Are Connected in Daisy-Chain Mode

## THEORY OF OPERATION

## Hardware Reset

The digital section of the ADGM1001 goes through an initialization phase during $V_{D D}$ power-up. To hardware reset the device, power cycle the $\mathrm{V}_{\mathrm{DD}}$ input. After power-up or a hardware reset, ensure that there is a minimum of $10 \mu \mathrm{~s}$ from the power-up or reset time before any SPI command is issued. Ensure that $V_{D D}$ does not drop out during the $10 \mu$ s initialization phase because it may result in incorrect operation of the ADGM1001.

## Internal Error Status

When an internal error is detected in the ADGM1001, it is flagged in the internal error status bits (INTERNAL_ERROR, Bits[7:6]) of the SWITCH_DATA register. An internal error results from an error in the configuration of the device at power-up.

## INTERNAL OSCILLATOR FEEDTHROUGH

The ADGM1001 has an internal oscillator running at a nominal 10 MHz . This oscillator drives the charge pump circuitry that provides the actuation voltage for each of the switch gate electrodes. Although this oscillator is low power, the 10 MHz signal is coupled to the switch and can be considered a noise spur on the switch channels. The magnitude of this feedthrough noise spur is specified in Table 2 and is typically -123 dBm when one switch is on. $V_{D D}$ level and temperature changes affect the frequency of the noise spur. For the maximum and minimum frequency range over temperature and voltage supply range, see Table 2.

## INTERNAL OSCILLATOR FEEDTHROUGH MITIGATION

In normal operation, the 80 V actuation voltage is supplied by the driver IC. Setting the EXTD_EN pin (Pin 7) low enables the built-in 10 MHz oscillator. This setting enables the charge pump
circuitry to generate the 80 V required for MEMS switch actuation. The internal oscillator is a source of noise, which couples through to the RF ports. The magnitude of this feedthrough noise spur is specified in Table 2 and is typically -123 dBm when one switch is on. The internal oscillator feedthrough can be eliminated by setting the EXTD_EN pin high, which disables the internal oscillator and charge pump circuitry. When the internal oscillator and charge pump circuitry is disabled, the $V_{C P}$ pin (Pin 24) must be driven with 80 V dc $\left(\mathrm{VCP}_{\mathrm{EXT}}\right)$ from an external voltage supply, as outlined in Table 10, which is required for MEMS switch actuation. The switch can still be controlled via the digital logic interface pins.

## LOW POWER MODE

Setting the EXTD_EN pin high shuts down the internal oscillator. The ADGM1001 enters a low power quiescent state, drawing only $50 \mu \mathrm{~A}$ maximum supply current.

## TYPICAL OPERATING CIRCUIT

Figure 56 shows the typical operating circuit for the ADGM1001 as used in the EV-ADGM1001SDZ evaluation board. $V_{D D}$ is connected to 3.3 V . No decoupling capacitor is required on the $\mathrm{V}_{\mathrm{DD}}$ pin (Pin 23). The $V_{D D}$ pin has an internal decoupling capacitor connected to ground in the package. RFGND is separated from AGND internally in the device.

It is recommended to connect RFGND to AGND using one large pad on the PCB to short together EP1 and EP2. EP1 and EP2 are not connected internally. Figure 56 shows the ADGM1001 configured to use the internal oscillator as the reference clock to the driver IC control circuit. Alternatively, set the EXTD_EN pin (Pin 7) high and apply 80 V dc directly to the $\mathrm{V}_{\mathrm{CP}}$ pin (Pin 24 ) to disable the internal oscillator and eliminate all oscillator feedthrough. The switches can then be controlled as normal via the logic control interface, IN1 and IN2 (Pin 1 and Pin 2).

## THEORY OF OPERATION



Figure 56. ADGM1001 Typical Operating Circuit in Parallel Digital Interface Mode

ADGM1001/ADGM1002/ADGM1003

## APPLICATIONS INFORMATION

## POWER SUPPLY RAILS

The ADGM1001 can operate with unipolar supplies between 3.0 V and 3.6 V .

The device is fully specified at a 3.3 V analog supply voltage.

## POWER SUPPLY RECOMMENDATIONS

Analog Devices has a wide range of power management products to meet the requirements of most high performance signal chains.

An example of a unipolar power solution for the ADGM1001 is shown in Figure 57. The ADP7142 is a low dropout linear regulator that operates from 2.7 V to 40 V and is ideal for regulation of high performance analog and mixed-signal circuits operating from 39 V down to 1.2 V rails. The ADP7142 has $11 \mu \mathrm{~V}$ rms output noise independent of the output voltage. The ADP7142 can be used to power the supply rail for the ADGM1001, a microcontroller, and/or other devices in the signal chain.


Figure 57. Unipolar Power Solution
If low noise performance at the power supply is required, the ADP7142 can be replaced by the LT1962 or the LT3045-1.

Table 12. Recommended Power Management Devices

| Product | Description |
| :--- | :--- |
| ADP7142 | $40 \mathrm{~V}, 200 \mathrm{~mA}$, low noise, CMOS LDO linear regulator |
| LT1962 | 300 mA, low noise, micropower, LDO regulator |
| $20 \mathrm{~V}, 500 \mathrm{~mA}$, ultralow noise, ultrahigh PSRR linear regulator |  |
| LT3045-1 | VIOC control |

## HIGH SPEED DIGITAL LOOPBACK

Testing high speed input and output (HSIO), such as PICe Gen4 and PICe Gen5 interfaces, in a high volume manufacturing environment is a challenge. A common approach to validate an HSIO interface is the implementation of a high speed loopback test method. This incorporates both high speed and dc test paths in one configuration.

To perform high speed, loop back testing generally a pseudo random bit sequence (PRBS) is transmitted at high speed from the transmitter and received at the receiver end after being looped back on the load board or test board. At the receiver end, the sequence is analyzed to calculate the bit error rate (BER).
$D C$ parametric tests are performed on the input and output pins, such as a continuity test and a leakage test to ensure device functionality. To perform these tests, pins must be connected directly to a dc instrument where the dc measurement of the pin is executed.

The ADGM1001 offers both high speed digital and dc testing capability with superior density in a small $5.00 \mathrm{~mm} \times 4.00 \mathrm{~mm} \times$ 0.90 mm LGA package as shown in Figure 58. The MEMS switch also enables communication from the tester to the device under test (DUT). The ADGM1001 provides excellent performance from dc to 34 GHz , which allows the switch to handle both high speed signals up to 64 Gbps and precision dc signals.


Figure 58. ADGM1001 Enabling Both High Speed Digital and DC Testing (Highlighting P Channel Only)

## SWITCHABLE RF ATTENUATOR

It is common to see RF attenuator networks used in RF instrumentation equipment, such as vector network analyzers, spectrum analyzers, and signal generators. Routing RF signals through an attenuator enables the equipment to accept higher power signals and increase the dynamic range of the instrument. In RF attenuation applications, such as vector network analyzers, spectrum analyzers, and signal generators, maintaining the bandwidth of the signal after it passes through the network is critical. Any degradation of the signal reduces the performance of the equipment. Therefore, the RF characteristics of the switches used for routing are integral to the quality of an attenuator network.
The ADGM1001 MEMS switch is suited for use as a switchable RF attenuator due to its low flat insertion loss, wide RF bandwidth, and high reliability. The ADGM1001, as an SPDT switch, also provides added flexibility. Figure 59 shows an example of an attenuation network configuration using two ADGM1001 switches where one switch channel is used for an attenuated route and the other switch channel is used for a non attenuated route.


Figure 59. Switching RF Attenuators Using ADGM1001 MEMS Switches

ADGM1001/ADGM1002/ADGM1003

## CRITICAL OPERATIONAL REQUIREMENTS

## SYSTEM ERROR CONSIDERATIONS DUE TO ON-RESISTANCE DRIFT

The $\mathrm{R}_{\mathrm{ON}}$ performance of the ADGM1001 is affected by part to part variation, channel to channel variation, cycle actuations, settling time post turn on, bias voltage, and temperature changes.

In a $50 \Omega$ system, the on-resistance drift over switch actuations ( $\Delta \mathrm{R}_{\mathrm{ON}}$ ) can introduce system inaccuracy. Figure 60 shows the ADGM1001 connected with the load in a $50 \Omega$ system, where $R_{S}$ is the source impedance, and $\mathrm{V}_{\mathrm{S}}$ is voltage source. To calculate the system error caused by the ADGM1001 on-resistance drift, use the following equation:
System Error (\%) $=\Delta R / R_{L}$
where:
$\Delta R$ is the ADGM1001 on-resistance drift.
$R_{L}$ is the load impedance.
The ADGM1001 on-resistance drift also affects insertion loss, which must be considered when using the device. To calculate the on-resistance impact on insertion loss, use the following equation:
Insertion Loss $=10 \log \left(1+\left(\Delta R / R_{L}\right)\right)$


Figure $60.50 \Omega$ System Representation Where the ADGM1001 Is Connected with the Load

Table 13. System Error and Insertion Loss Error Due to ADGM1001 R ON Drift

## On-Resistance

| Drift | System Error (\%) | Insertion Loss Error (dB) |
| :--- | :--- | :--- |
| 1 | 2 | 0.08 |
| 3 | 6 | 0.25 |

The on-resistance drift over time specification is $-0.46 \Omega$ (maximum) measured after 100 ms , as shown in Figure 9 to Figure 14. According to the plots, the on-resistance drift over time is $-0.12 \Omega$ (typical) after 100 ms . The on resistance of the ADGM1001 typically drifts by $-0.05 \Omega$ per decade. For example, after 100 ms , the on resistance drifts $-0.12 \Omega$. After 1 sec , the on resistance drifts $-0.17 \Omega$, and after 10 sec, it drifts $-0.22 \Omega$. Therefore, after 1000 sec , the on resistance is expected to drift by $-0.32 \Omega$.

## ON-RESISTANCE SHIFT DUE TO TEMPERATURE SHOCK POST ACTUATIONS

When the switch is actuated multiples times at one temperature, and if there is a sudden shift in this temperature, a large shift is shown in the switch Row. Figure 61 and Figure 62 shows the absolute $\mathrm{R}_{\mathrm{on}}$ performance of the population of devices over actuations at different actuation frequencies. During this measurement, the switch is actuated at $85^{\circ} \mathrm{C}$ and the switch $\mathrm{R}_{\mathrm{ON}}$ is measured at $25^{\circ} \mathrm{C}$.

Actuating the switch at $85^{\circ} \mathrm{C}$ and measuring $\mathrm{R}_{\mathrm{ON}}$ at $25^{\circ} \mathrm{C}$ is the most severe condition for the ADGM1001 RoN drift over actuations.


Figure 61. Population vs. Absolute $R_{O N}$, Switch Actuated at $85^{\circ} \mathrm{C}$ and $R_{O N}$ Measured at $25^{\circ} \mathrm{C}$, Actuation Frequency $=1 \mathrm{~Hz}, V_{D D}=3.3 \mathrm{~V}$


Figure 62. Population vs. Absolute $R_{O N}$, Switch Actuated at $85^{\circ} \mathrm{C}$ and $R_{O N}$ Measured at $25^{\circ} \mathrm{C}$, Actuation Frequency $=289 \mathrm{~Hz}, V_{D D}=3.3 \mathrm{~V}$

## HOT SWITCHING

Hot switching occurs by cycling the switch on or off with an excessive voltage or current applied to the switch. The presence of the applied signal during the switching cycle damages the switch contacts. Hot switching damage is dependent on the current or the voltage levels. Hot switching causes a significant reduction in the cycle lifetime of the switch as shown in Figure 66 and Figure 68. Figure 63 shows the hot switching condition when the switch is turned on with 1 V present at the switch terminal during switching. With a voltage across an off switch, damage can occur as the contact or switch closes.

## CRITICAL OPERATIONAL REQUIREMENTS



Figure 63. Hot Switching Condition When Turning the Switch from Off to On State

Figure 64 shows the hot switching condition when the switch is turned off with 10 mA passing through the switch during switching. With current passing through an on switch, damage can occur as the contact or switch opens.
SWITCH IS ON



NOTES

1. THE PRESENCE OF THE APPLIED SIGNAL DURING SWITCHING CYCLE DAMAGES THE SWITCH CONTACTS.

Figure 64. Hot Switching Condition When Turning the Switch from On to Off State


Figure 65. RF Hot Switching Setup


Figure 66. RF Hot Switching Probability Distribution on Log Normal (RF Power = Continuous Wave, Terminated into $50 \Omega, T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}$ )


Figure 67. DC Hot Switching Setup


Figure 68. DC Hot Switching Probability Distribution on Log Normal (Terminated into $50 \Omega, T_{A}=25^{\circ} \mathrm{C}, V_{D D}=3.3 \mathrm{~V}$ )

## HANDLING PRECAUTIONS

## ESD Precautions

All RF pins (RF1, RF2, and RFC) of the ADGM1001 pass the following ESD limits:

- 100 V , Class 0 HBM, ANSI/ESDA/JEDEC JS-001-2010
- 500 V FICDM

All the RFx pins are rated to 500 V FICDM, making the device safe for automated handling and assembly process. Take standard ESD precautions during manufacturing.
The 100 V HBM rating for the RF1, RF2, and RFC pins of the ADGM1001 is susceptible to ESD surge due to human body contact. Add ESD protection if human body contact is expected.

## CRITICAL OPERATIONAL REQUIREMENTS

## Electrical Overstress (EOS) Precautions

The ADGM1001 is susceptible to EOS. Therefore, observe the following precautions:

- The ADGM1001 is an ESD sensitive device that observes all normal handling precautions, including working only on static dissipative surfaces, wearing wrist straps or other ESD control devices, and storing unused devices in conductive foam.
- Avoid running measurement instruments, such as digital multimeters (DMMs), in autorange modes. Some instruments can generate large transient compliance voltages when switching between ranges.
- Use the highest practical DMM range setting (the lowest resolution) for resistance measurements to minimize compliance voltages, particularly during switching.
- Coaxial cables can store charge and lead to EOS when directly connected to the switch. Discharge cables before connecting directly to the switch.
- Avoid connecting capacitive terminations directly to the switch, as shown in Figure 69. A shunt capacitor can store a charge that can potentially lead to hot switching events when the switch opens or closes, affecting the lifetime of the switch.


Figure 69. Avoid Large Capacitor Directly Connected to the Switch

## Mechanical Shock Precautions

The ADGM1001 passes Group D mechanical shocks tests, as detailed in the Absolute Maximum Ratings section. Do not use the device if it is dropped. To reduce excessive mechanical shock and ESD events, avoid handling of loose devices as outlined in Figure 70.


Figure 70. Situations to Avoid During Handling

## CRITICAL OPERATIONAL REQUIREMENTS

## SOLDER STENCIL RECOMMENDATION

To avoid solder voids under the ADGM1001, it is recommended to use a 0.0767 mm ( 3 mil) thick solder stencil with nano coating. The aperture size for the solder stencil must be 1:1, and divide the paste mask with multiple pads as shown in Figure 71. Poor soldering may impact the RF performance of the ADGM1001.


Figure 71. Solder Stencil Recommendation for ADGM1001 (Dimensions Shown in Millimeters)

## REGISTER SUMMARY

Table 14. Register Summary

| Register (Hex) | Name | Bit 7 Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x20 | SWITCH_DATA | INTERNAL_ERROR | RESERVED |  |  |  | SW2_EN | SW1_EN | 0x00 | R/W |

## REGISTER DETAILS

## SWITCH DATA REGISTER

## Address: 0x20, Reset: 0x00, Name: SWITCH_DATA

The switch data register controls the status of the two switches of the ADGM1001.
Table 15. Bit Descriptions for SWITCH_DATA

| Bits | Bit Name | Settings | Description | Reset | Access |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [7:6] | INTERNAL_ERROR | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | These bits determine if an internal error has occurred. No error detected. <br> Error detected. <br> Error detected. <br> Error detected. | 0x0 | R |
| [5:2] | RESERVED |  | These bits are reserved. Set these bits to 0. | 0x0 | R |
| 1 | SW2_EN | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Enable bit for Switch 2. Switch 2 open. Switch 2 closed. | 0x0 | R/W |
| 0 | SW1_EN | 0 | Enable bit for Switch 1. Switch 1 open. Switch 1 closed. | 0x0 | R/W |

## OUTLINE DIMENSIONS



Figure 72. 24-Lead Land Grid Array [LGA]
(CC-24-9)
Dimensions shown in millimeters
Updated: January 27, 2023

## ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | Package Description | Packing Quantity | Package Option |
| :---: | :---: | :---: | :---: | :---: |
| ADGM1001BCCZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Terminal Land Grid Array [LGA] |  | CC-24-9 |
| ADGM1001BCCZ-R2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Terminal Land Grid Array [LGA] | Reel, 250 | CC-24-9 |
| ADGM1001BCCZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Terminal Land Grid Array [LGA] | Reel, 1500 | CC-24-9 |
| ADGM1002BCCZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Terminal Land Grid Array [LGA] |  | CC-24-9 |
| ADGM1002BCCZ-R2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Terminal Land Grid Array [LGA] | Reel, 250 | CC-24-9 |
| ADGM1002BCCZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Terminal Land Grid Array [LGA] | Reel, 1500 | CC-24-9 |
| ADGM1003BCCZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Terminal Land Grid Array [LGA] |  | CC-24-9 |
| ADGM1003BCCZ-R2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Terminal Land Grid Array [LGA] | Reel, 250 | CC-24-9 |
| ADGM1003BCCZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Terminal Land Grid Array [LGA] | Reel, 1500 | CC-24-9 |

1 Z = RoHS Compliant Part.

## EVALUATION BOARDS

| Model $^{1}$ | Description |
| :--- | :--- |
| EVAL-ADGM1001SDZ | Evaluation Board |
| ${ }^{1} \mathrm{Z}=$ RoHS-Complaint Part. |  |

