

1 M × 4 BANKS × 16 BITS SDRAM

Table of Contents-

1.	GENE	ERAL DESCRIPTION	3
2.	FEAT	URES	3
3.	ORDE	ER INFORMATION	3
4.	BALL	CONFIGURATION	4
5.	BALL	DESCRIPTION	5
6.	BLOC	K DIAGRAM	6
7.	FUNC	CTIONAL DESCRIPTION	7
	7.1	Power Up and Initialization	7
	7.2	Programming Mode Register	
	7.3	Bank Activate Command	
	7.4	Read and Write Access Modes	7
	7.5	Burst Read Command	8
	7.6	Burst Write Command	8
	7.7	Read Interrupted by a Read	8
	7.8	Read Interrupted by a Write	8
	7.9	Write Interrupted by a Write	8
	7.10	Write Interrupted by a Read	8
	7.11	Burst Stop Command	8
	7.12	Addressing Sequence of Sequential Mode	9
	7.13	Addressing Sequence of Interleave Mode	9
	7.14	Auto-precharge Command	10
	7.15	Precharge Command	10
	7.16	Self Refresh Command	10
	7.17	Power Down Mode	11
	7.18	No Operation Command	11
	7.19	Deselect Command	11
	7.20	Clock Suspend Mode	11
8.	OPEF	RATION MODE	12
9.	ELEC	TRICAL CHARACTERISTICS	13
	9.1	Absolute Maximum Ratings	13
	9.2	Recommended DC Operating Conditions	13
	9.3	Capacitance	14
	9.4	DC Characteristics	14
	9.5	AC Characteristics and Operating Condition	15
10.	TIMIN	IG WAVEFORMS	17
	10.1	Command Input Timing	17
	10.2	Read Timing	18
	10.3	Control Timing of Input/Output Data	19
	10.4	Mode Register Set Cycle	20

Publication Release Date: Nov. 26, 2021

winband 11. 11.1 11.2 11.3 11.4 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto-precharge)............ 24 11.5 11.6 11.7 11.8 11.9 11.10 11.11 11.12 11.13 11.14 11.15 11.16 11.17 11.18 11.19 11.20 11.21 11.22 12. PACKAGE SPECIFICATION41 13. REVISION HISTORY 42



1. GENERAL DESCRIPTION

W9864G6KT is a high-speed synchronous dynamic random access memory (SDRAM), organized as 1M words \times 4 banks \times 16 bits. This device delivers a data bandwidth of up to 166M words per second. For different application, W9864G6KT is sorted into the following speed grades: -6, -6I and -6J.

The -6, -6l and -6J grade parts can run up to 166MHz/CL3 (The -6l industrial grade which is guaranteed to support -40°C ~ 85°C, the -6J industrial plus grade which is guaranteed to support -40°C ~ 105°C).

Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated by the SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock cycle.

The multiple bank nature enables interleaving among internal banks to hide the precharging time. By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W9864G6KT is ideal for main memory in high performance applications.

2. FEATURES

- 3.3V ± 0.3V Power Supply
- Up to 166 MHz Clock Frequency
- 1,048,576 Words × 4 Banks × 16 bits organization
- Self Refresh Mode: Standard and Low Power
- CAS Latency: 2 and 3
- Burst Length: 1, 2, 4, 8 and Full Page
- Seguential and Interleave Burst
- Burst Read, Single Writes Mode
- Byte Data Controlled by LDQM, UDQM
- Power Down Mode
- Auto-precharge and Controlled Precharge
- 4K Refresh Cycles/64 mS, @ -40°C ≤ TCASE ≤ 85°C
- 4K Refresh Cycles/16 mS, @ 85°C < TCASE ≤ 105°C
- Interface: LVTTL
- Packaged in TFBGA 54 Ball (8x8 mm²), using lead free materials with RoHS compliant

3. ORDER INFORMATION

PART NUMBER	SPEED GRADE	SELF REFRESH CURRENT (MAX)	OPERATING TEMPERATURE
W9864G6KT-6	166MHz/CL3	2mA	0°C ~ 70°C
W9864G6KT-6I	166MHz/CL3	2mA	-40°C ~ 85°C
W9864G6KT-6J	166MHz/CL3	5mA	-40°C ~ 105°C

Publication Release Date: Nov. 26, 2021

^{*} Not support self refresh function with Tcase > 85°C



4. BALL CONFIGURATION

				Top	View	,			
	1	2	3	4	5	6	7	8	9
Α	VSS	O DQ15	VSSQ				VDDQ	DQ0	VDD
В									
С	DQ14	DQ13	VDDQ				VSSQ	DQ2	DQ1
D	DQ12	DQ11	VSSQ				VDDQ	DQ4	DQ3
	DQ10	DQ9	VDDQ				VSSQ	DQ6	DQ5
E	DQ8	NC	VSS				VDD	LDQM	DQ7
F	UDQM	CLK	CKE				/CAS	/RAS	/WE
G									
Н	NC	A11	A9				BS0	BS1	/cs
J	A8	A7	A6				A0	A1	A10
"	VSS	A5	A4				A3	A2	VDD




5. BALL DESCRIPTION

BALL LOCATION	BALL NAME	FUNCTION	DESCRIPTION
H7, H8, J8, J7, J3, J2, H3, H2, H1, G3, H9, G2	A0-A11	Address	Multiplexed pins for row and column address. Row address: A0–A11. Column address: A0–A7. A10 is sampled during a precharge command to determine if all banks are to be precharged or bank selected by BS0, BS1.
G7, G8	BS0, BS1	Bank Select	Select bank to activate during row address latch time, or bank to read/write during address latch time.
A8, B9, B8, C9, C8, D9, D8, E9, E1, D2, D1, C2, C1, B2, B1, A2	DQ0-DQ15	Data Input/ Output	Multiplexed pins for data output and input.
G9	cs	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
F8	RAS	Row Address Strobe	Command input. When sampled at the rising edge of the clock \overline{RAS} , \overline{CAS} and \overline{WE} define the operation to be executed.
F7	CAS	Column Address Strobe	Referred to RAS
F9	WE	Write Enable	Referred to RAS
F1, E8	UDQM, LDQM	Input/output mask	The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency.
F2	CLK	Clock Inputs	System clock used to sample inputs on the rising edge of clock.
F3	CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
A9, E7, J9	VDD	Power	Power for input buffers and logic circuit inside DRAM.
A1, E3, J1	Vss	Ground	Ground for input buffers and logic circuit inside DRAM.
A7, B3, C7, D3	VDDQ	Power for I/O buffer	Separated power from VDD, to improve DQ noise immunity.
A3, B7, C3, D7	Vssq	Ground for I/O buffer	Separated ground from Vss, to improve DQ noise immunity.
E2, G1	NC	No Connection	No connection.

Publication Release Date: Nov. 26, 2021 Revision: A02



6. BLOCK DIAGRAM



Publication Release Date: Nov. 26, 2021



7. FUNCTIONAL DESCRIPTION

7.1 Power Up and Initialization

The default power up state of the mode register is unspecified. The following power up and initialization sequence need to be followed to guarantee the device being preconditioned to each user specific needs.

During power up, all VDD and VDDQ pins must be ramp up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power up voltage must not exceed VDD + 0.3V on any of the input pins or VDD supplies. After power up, an initial pause of 200 μ S is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power up, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. An additional eight Auto Refresh cycles (CBR) are also required before or after programming the Mode Register to ensure proper subsequent operation.

7.2 Programming Mode Register

After initial power up, the Mode Register Set Command must be issued for proper device operation. All banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The Mode Register Set Command is activated by the low signals of \overline{RAS} , \overline{CAS} , \overline{CS} and \overline{WE} at the positive edge of the clock. The address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new command may be issued following the mode register set command once a delay equal to t_{RSC} has elapsed. Please refer to the next page for Mode Register Set Cycle and Operation Table.

7.3 Bank Activate Command

The Bank Activate command must be applied before any Read or Write operation can be executed. The operation is similar to RAS activate in EDO DRAM. The delay from when the Bank Activate command is applied to when the first read or write operation can begin must not be less than the RAS to CAS delay time (t_{RCD}). Once a bank has been activated it must be precharged before another Bank Activate command can be issued to the same bank. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device (t_{RC}). The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time (t_{RRD}). The maximum time that each bank can be held active is specified as t_{RAS} (max).

7.4 Read and Write Access Modes

After a bank has been activated, a read or write cycle can be followed. This is accomplished by setting $\overline{\text{RAS}}$ high and $\overline{\text{CAS}}$ low at the clock rising edge after minimum of t_{RCD} delay. $\overline{\text{WE}}$ pin voltage level defines whether the access cycle is a read operation ($\overline{\text{WE}}$ high), or a write operation ($\overline{\text{WE}}$ low). The address inputs determine the starting column address.

Reading or writing to a different row within an activated bank requires the bank be precharged and a new Bank Activate command be issued. When more than one bank is activated, interleaved bank Read or Write operations are possible. By using the programmed burst length and alternating the access and precharge operations between multiple banks, seamless data access operation among many different pages can be realized. Read or Write Commands can also be issued to the same bank or between active banks on every clock cycle.

Publication Release Date: Nov. 26, 2021



7.5 Burst Read Command

The Burst Read command is initiated by applying logic low level to \overline{CS} and \overline{CAS} while holding \overline{RAS} and \overline{WE} high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The Mode Register sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8, full page) during the Mode Register Set Up cycle. Table 2 and 3 in the next page explain the address sequence of interleave mode and sequence mode.

7.6 Burst Write Command

The Burst Write command is initiated by applying logic low level to \overline{CS} , \overline{CAS} and \overline{WE} while holding \overline{RAS} high at the rising edge of the clock. The address inputs determine the starting column address. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle that the Write Command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. Data supplied to the DQ pins after burst finishes will be ignored.

7.7 Read Interrupted by a Read

A Burst Read may be interrupted by another Read Command. When the previous burst is interrupted, the remaining addresses are overridden by the new read address with the full burst length. The data from the first Read Command continues to appear on the outputs until the CAS Latency from the interrupting Read Command the is satisfied.

7.8 Read Interrupted by a Write

To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first and second clocks cycles of the write operation, DQM is needed to insure the DQs are tristated. After that point the Write Command will have control of the DQ bus and DQM masking is no longer needed.

7.9 Write Interrupted by a Write

A burst write may be interrupted before completion of the burst by another Write Command. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.

7.10 Write Interrupted by a Read

A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is activated. The DQs must be in the high impedance state at least one cycle before the new read data appears on the outputs to avoid data contention. When the Read Command is activated, any residual data from the burst write cycle will be ignored.

7.11 Burst Stop Command

A Burst Stop Command may be used to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank, if the burst length is full page. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop Command is defined by having \overline{RAS} and \overline{CAS} high with \overline{CS} and \overline{WE} low at the rising edge of the clock. The data DQs go to a high impedance state after a delay which is equal to the CAS Latency in a burst read cycle interrupted by Burst Stop.

Publication Release Date: Nov. 26, 2021



7.12 Addressing Sequence of Sequential Mode

A column access is performed by increasing the address from the column address which is input to the device. The disturb address is varied by the Burst Length as shown in Table 2.

Table 2 Address Sequence of Sequential Mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	n	BL = 2 (disturb address is A0)
Data 1	n + 1	No address carry from A0 to A1
Data 2	n + 2	BL = 4 (disturb addresses are A0 and A1)
Data 3	n + 3	No address carry from A1 to A2
Data 4	n + 4	
Data 5	n + 5	BL = 8 (disturb addresses are A0, A1 and A2)
Data 6	n + 6	No address carry from A2 to A3
Data 7	n + 7	V

7.13 Addressing Sequence of Interleave Mode

A column access is started in the input column address and is performed by inverting the address bit in the sequence shown in Table 3.

Table 3 Address Sequence of Interleave Mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 2
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 A0	$\rfloor \vert angle \vert$
Data 2	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 4
Data 3	A8 A7 A6 A5 A4 A3 A2 A1 A0] []
Data 4	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 8
Data 5	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 6	A8 A7 A6 A5 A4 A3 A2 A1 A0	
Data 7	A8 A7 A6 A5 A4 A3 A2 A1 A0	\bigcup

Publication Release Date: Nov. 26, 2021



7.14 Auto-precharge Command

If A10 is set to high when the Read or Write Command is issued, then the Auto-precharge function is entered. During Auto-precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge automatically before all burst read cycles have been completed. Regardless of burst length, it will begin a certain number of clocks prior to the end of the scheduled burst cycle. The number of clocks is determined by CAS Latency.

A Read or Write Command with auto-precharge cannot be interrupted before the entire burst operation is completed for the same bank. Therefore, use of a Read, Write, or Precharge Command is prohibited during a read or write cycle with auto-precharge. Once the precharge operation has started, the bank cannot be reactivated until the Precharge time (t_{RP}) has been satisfied. Issue of Auto-Precharge command is illegal if the burst is set to full page length. If A10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation two clocks delay from the last burst write cycle. This delay is referred to as write t_{WR} . The bank undergoing auto-precharge cannot be reactivated until t_{WR} and t_{RP} are satisfied. This is referred to as t_{DAL} , Data-in to Active delay ($t_{DAL} = t_{WR} + t_{RP}$). When using the Auto-precharge Command, the interval between the Bank Activate Command and the beginning of the internal precharge operation must satisfy t_{RAS} (min).

7.15 Precharge Command

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is entered when \overline{CS} , \overline{RAS} and \overline{WE} are low and \overline{CAS} is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank separately or all banks simultaneously. Three address bits A10, BS0 and BS1 are used to define which bank(s) is to be precharged when the command is issued. After the Precharge Command is issued, the precharged bank must be reactivated before a new read or write access can be executed. The delay between the Precharge Command and the Activate Command must be greater than or equal to the Precharge time (t_{RP}).

7.16 Self Refresh Command

The Self Refresh Command is defined by having \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{CKE} held low with \overline{WE} high at the rising edge of the clock. All banks must be idle prior to issuing the Self Refresh Command. Once the command is registered, \overline{CKE} must be held low to keep the device in Self Refresh mode. When the SDRAM has entered Self Refresh mode all of the external control signals, except \overline{CKE} , are disabled. The clock is internally disabled during Self Refresh Operation to save power. The device will exit Self Refresh operation after \overline{CKE} is returned high. Any subsequent commands can be issued after \overline{txsr} from the end of Self Refresh Command.

If, during normal operation, AUTO REFRESH cycles are issued in bursts (as opposed to being evenly distributed), a burst of 4,096 AUTO REFRESH cycles should be completed just prior to entering and just after exiting the self refresh mode.

Publication Release Date: Nov. 26, 2021



7.17 Power Down Mode

The Power Down mode is initiated by holding CKE low. All of the receiver circuits except CKE are gated off to reduce the power. The Power Down mode does not perform any refresh operations, therefore the device can not remain in Power Down mode longer than the Refresh period (tref) of the device.

The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation Command is required on the next rising clock edge, depending on t_{CK} . The input buffers need to be enabled with CKE held high for a period equal to t_{CKS} (min) + t_{CK} (min).

7.18 No Operation Command

The No Operation Command should be used in cases when the SDRAM is in an idle or a wait state to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when \overline{CS} is low with \overline{RAS} , \overline{CAS} and \overline{WE} held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

7.19 Deselect Command

The Deselect Command performs the same function as a No Operation Command Deselect Command occurs when \overline{CS} is brought high, the \overline{RAS} , \overline{CAS} , and \overline{WE} signals become don't Care.

7.20 Clock Suspend Mode

During normal access mode, CKE must be held high enabling the clock. When CKE is registered low while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode deactivates the internal clock and suspends any clocked operation that was currently being executed. There is a one clock delay between the registration of CKE low and the time at which the SDRAM operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are issued. The Clock Suspend mode is exited by bringing CKE high. There is a one clock cycle delay from when CKE returns high to when Clock Suspend mode is exited.

Publication Release Date: Nov. 26, 2021



8. OPERATION MODE

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 1 shows the truth table for the operation commands.

Table 1 Truth Table (Note (1), (2))

COMMAND	DEVICE STATE	CKEn-1	CKEn	DQM	BS0, 1	A10	A0-A9 A11	cs	RAS	CAS	WE
Bank Active	Idle	Н	х	х	V	>	٧	L	L	Н	Н
Bank Precharge	Any	Н	х	х	V	L	х	L	L	Н	L
Precharge All	Any	Н	х	х	х	Ι	х	L	L	Н	L
Write	Active (3)	Н	х	х	V	L	٧	L	Н	L	L
Write with Auto-precharge	Active (3)	н	×	x	v	Н	٧	L	н	L	L
Read	Active (3)	Н	х	х	V	L	V	L	Н	L	Н
Read with Auto-precharge	Active (3)	Н	х	х	V	Н	٧	L	Н	L	Н
Mode Register Set	Idle	Н	х	х	V	٧	٧	L	L	L	L
No – Operation	Any	Н	х	х	х	х	х	L	Н	Н	Н
Burst Stop	Active (4)	Н	х	х	х	х	х	L	Н	Н	L
Device Deselect	Any	Н	х	х	х	х	x	Н	х	х	х
Auto - Refresh	Idle	Н	Н	х	х	х	x	L	L	L	Н
Self - Refresh Entry	Idle	Н	L	х	х	х	x	L	L	L	Н
Self Refresh Exit	idle (S.R.)	L L	H	x x	x x	x x	x x	H	x H	x H	x x
Clock suspend Mode	Active	Н	L	х	х	х	х	х	х	х	х
Power Down Mode Entry	Idle Active ⁽⁵⁾	H H	L L	X X	x x	X X	x x	H	x H	x H	x x
Clock Suspend Mode Exit	Active	L	Н	х	х	х	х	х	х	х	х
Power Down Mode Exit	Any (power down)	L L	H H	x x	x x	x x	x x	H	x H	x H	x x
Data write/Output Enable	Active	Н	х	L	х	х	х	х	х	х	х
Data Write/Output Disable	Active	Н	х	Н	х	х	х	х	х	х	х

Notes:

- (1) v = valid x = Don't care L = Low Level H = High Level
- (2) CKEn signal is input level when commands are provided.

CKEn-1 signal is the input level one clock cycle before the command is issued.

- (3) These are state of bank designated by BS0, BS1 signals.
- (4) Device state is full page burst operation.
- (5) Power Down Mode can not be entered in the burst cycle.

When this command asserts in the burst cycle, device state is clock suspend mode.

Publication Release Date: Nov. 26, 2021



9. ELECTRICAL CHARACTERISTICS

9.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	RATING	UNIT	NOTES
Voltage on any pin relative to VSS	VIN, VOUT	-1 ~ VDD + 0.5 (≤ 4.6V max.)	V	1
Voltage on VDD/VDDQ supply relative to VSS	VDD, VDDQ	-1 ~ 4.6	V	1
Operating Temperature for -6	TCASE	0 ~ 70	°C	1, 2
Operating Temperature for -6I	TCASE	-40 ~ 85	°C	1, 2
Operating Temperature for -6J	TCASE	- 40 ~ 105	°C	1, 2
Storage Temperature	TSTG	- 55 ~ 150	°C	1
Soldering Temperature (10s)	TSOLDER	260	°C	1
Power Dissipation	PD	1	W	1
Short Circuit Output Current	IOUT	50	mA	1

Note:

- 1. Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.
- 2. Operating case temperature is the case surface temperature on the center/top side of the SDRAM.
- 3. All parts list in order information table (section 3) will not guarantee to meet functional and AC specification if operating temperature out of the range in above table.

9.2 Recommended DC Operating Conditions

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Power Supply Voltage	VDD	3.0	3.3	3.6	V	
I/O Buffer Supply Voltage	VDDQ	3.0	3.3	3.6	V	
Input High Voltage	VIH	2.0	-	VDD + 0.3	V	1
Input Low Voltage	VIL	-0.3	-	0.8	V	2
Output logic high voltage	VOH	2.4	-	-	V	I он= -2mA
Output logic low voltage	VOL	-	-	0.4	V	lot= 2mA
Input leakage current	II(L)	- 5	-	5	μA	3
Output leakage current	I O(L)	- 5	-	5	μΑ	4

Notes:

- 1. VIH (max.) = VDD/VDDQ+1.5V for pulse width ≤ 5 nS.
- 2. VIL (min.) = VSS/VSSQ-1.5V for pulse width ≤ 5 nS.
- 3. Any input $0V \le VIN \le VDDQ$.
 - Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
- 4. Output disabled, 0V ≤ VOUT ≤ VDDQ.
- 5. All parts list in order information table (section 3) will not guarantee to meet functional and AC specification if the DC operation conditions out of range mentioned in above table.

Publication Release Date: Nov. 26, 2021



9.3 Capacitance

 $(V_{DD} = 3.3V \pm 0.3V, f = 1 MHz, TCASE = 25^{\circ}C)$

PARAMETER	SYM.	MIN.	MAX.	UNIT
Input Capacitance	0:4	0.5	4	£
(A0 to A11, BS0, BS1, CS, RAS, CAS, WE, CKE)	Ci1	2.5	4	pf
Input Capacitance (CLK)	CCLK	2.5	4	pf
Input/Output Capacitance (DQ0-DQ15)	Со	4	6.5	pf
Input Capacitance DQM	Ci2	3.0	5.5	pf

Note: These parameters are periodically sampled and not 100% tested.

9.4 DC Characteristics

 $(VDD = 3.3V \pm 0.3V \text{ for -6 on TCASE} = 0^{\circ}C\sim70^{\circ}C)$

(VDD = $3.3V \pm 0.3V$ for -6I on TCASE = -40°C~85°C)

(VDD = $3.3V \pm 0.3V$ for -6J on TCASE = -40°C \sim 105°C)

DADAMETE	D	SYM.	MA	λX.	LINUT	NOTES
PARAMETE	SYIVI.	-6/-61	-6J	UNIT	NOTES	
Operating Current t _{CK} = min., t _{RC} = min. Active precharge command cycling without burst operation	1 Bank operation	I _{DD1}	50	50		3
Standby Current	CKE = VIH	I _{DD2}	25	25		3
tck = min., $\overline{\text{CS}}$ = VIH VIH /L = VIH (min.) / VIL (max.) Bank: inactive state	CKE = VIL (Power Down mode)	I _{DD2P}	2	5		3
Standby Current $CLK = VIL, \overline{CS} = VIH$	CKE = VIH	I _{DD2S}	12	12		
VIH/L = VIH (min.) / VIL (max.) Bank: inactive state	CKE = VIL (Power Down mode)	I _{DD2PS}	2	5	_	
No Operating Current	CKE = VIH	I _{DD3}	35	35	mA	
t_{CK} = min., \overline{CS} = VIH (min.) Bank: active state (4 Banks)	CKE = VIL (Power Down mode)	I _{DD3P}	12	12		
Burst Operating Current (tck = min.) Read/ Write command cycling		I _{DD4}	75	75		3, 4
Auto Refresh Current (tck = min.) Auto refresh command cycling		I _{DD5}	60	60		3
Self Refresh Current Self refresh mode (CKE = 0.2V)		I _{DD6}	2	5		

Publication Release Date: Nov. 26, 2021



9.5 AC Characteristics and Operating Condition

 $(VDD = 3.3V \pm 0.3V \text{ for -6 on TCASE} = 0^{\circ}\text{C} \sim 70^{\circ}\text{C})$ $(VDD = 3.3V \pm 0.3V \text{ for -6I on TCASE} = -40^{\circ}\text{C} \sim 85^{\circ}\text{C})$ $(VDD = 3.3V \pm 0.3V \text{ for -6J on TCASE} = -40^{\circ}\text{C} \sim 105^{\circ}\text{C})$

(Notes: 5, 6)

DADA	PARAMETER		CVM	-6/-	-6I/-6J	LINIT	NOTES
PARA	MEIEK		SYM.	MIN.	MAX.	UNIT	NOTES
Ref/Active to Ref/Active Command Period			t _{RC}	60			
Active to precharge Comma	Active to precharge Command Period			42	100000	nS	
Active to Read/Write Command Delay Time			t _{RCD}	15			
Read/Write(a) to Read/Writ	te(b) Comm	nand Period	tccd	1		tcĸ	
Precharge to Active Comma	and Period		t _{RP}	15		nS	
Active(a) to Active(b) Comm	mand Perio	d	t _{RRD}	2		tck	
Write Recovery Time		CL* = 2	- twe	2		tck	
vviile recevery rime		CL* = 3	WK	2		ICK	
CLK Cycle Time		CL* = 2	- t _{CK}	7.5	1000		
OLIV Cycle Time		CL* = 3	ick	6	1000		
CLK High Level width			tсн	2			8
CLK Low Level width			tcL	2			8
Access Time from CLK		CL* = 2	t, o		6]	9
CL* =		CL* = 3	t _{AC}		5		9
Output Data Hold Time			tон	3		_	9
Output Data High Impedance	ce Time	CL* = 2	t _{HZ}		6		7
Output Data High Impedant		CL* = 3	LHZ		5		,
Output Data Low Impedance	ce Time		t _{LZ}	0		nS	9
Power Down Mode Entry Ti	ime		tsB	0	6		
Transition Time of CLK (Ris	se and Fall)	t⊤		1		
Data-in Set-up Time			t _{DS}	1.5			8
Data-in Hold Time			t _{DH}	1			8
Address Set-up Time			t _{AS}	1.5			8
Address Hold Time			t _{AH}	1			8
CKE Set-up Time			tcks	1.5			8
CKE Hold Time			tскн	1			8
Command Set-up Time			tcms	1.5			8
Command Hold Time			tсмн	1			8
)°C ≤ TCAS	E ≤ 70°C	t _{REF}		64		
Refresh Time (4K/Refresh Cycles)	40°C ≤ TCA	ASE ≤ 85°C	t _{REF*}		64	mS	
8	35°C < TCA	SE ≤ 105°C	t _{REF*}		16		
Mode register Set Cycle Tir	me		t _{RSC}	2		tcĸ	
Exit self refresh to ACTIVE	command		t _{XSR}	72		nS	

^{*} CL = CAS Latency


Publication Release Date: Nov. 26, 2021

^{* -40°}C ≤ TCASE ≤ 85°C applicable for -6I/-6J grade parts, 85°C < TCASE ≤ 105°C applicable for -6J grade parts only.



Notes:

- 1. Operation exceeds "Absolute Maximum Ratings" may cause permanent damage to the devices.
- 2. All voltages are referenced to Vss.
- 3. These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of t_{CK} and t_{RC} .
- 4. These parameters depend on the output loading conditions. Specified values are obtained with output open.
- 5. Power up sequence please refer to "Functional Description" section described before.
- 6. AC test load diagram.




- 7. thz defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.
- 8. Assumed input rise and fall time (t_T) = 1nS.
 - If tr & tf is longer than 1nS, transient time compensation should be considered, i.e., [(tr + tf)/2-1]nS should be added to the parameter
- 9. If clock rising time (t_T) is longer than 1nS, ($t_T/2$ -0.5)nS should be added to the parameter.
- 10. All parts list in order information table (section 3) will not guarantee to meet functional and AC specification if the t_{CK} out of range mentioned in section 9.5 AC Characteristics and Operating Condition table.

Publication Release Date: Nov. 26, 2021



10. TIMING WAVEFORMS


10.1 Command Input Timing



Publication Release Date: Nov. 26, 2021

See Winbond


10.2 Read Timing



Publication Release Date: Nov. 26, 2021 Revision: A02




10.3 Control Timing of Input/Output Data



Publication Release Date: Nov. 26, 2021

ssess winbond sesses

10.4 Mode Register Set Cycle




Publication Release Date: Nov. 26, 2021



11. OPERATING TIMING EXAMPLE


11.1 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3)



Publication Release Date: Nov. 26, 2021

Bases winbond seess


11.2 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Auto-precharge)



Publication Release Date: Nov. 26, 2021

Bases winbond seess


11.3 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3)



Publication Release Date: Nov. 26, 2021 Revision: A02


Bases winbond seess

11.4 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto-precharge)



Esses winbond


11.5 Interleaved Bank Write (Burst Length = 8)



Publication Release Date: Nov. 26, 2021

Bases winbond seess


11.6 Interleaved Bank Write (Burst Length = 8, Auto-precharge)



Publication Release Date: Nov. 26, 2021

Esses winbond


11.7 Page Mode Read (Burst Length = 4, CAS Latency = 3)



Publication Release Date: Nov. 26, 2021


Bases winbond seess

11.8 Page Mode Read / Write (Burst Length = 8, CAS Latency = 3)




Bases winbond

11.9 Auto-precharge Read (Burst Length = 4, CAS Latency = 3)



Bases winbond


11.10 Auto-precharge Write (Burst Length = 4)



Publication Release Date: Nov. 26, 2021




11.11 Auto Refresh Cycle



Publication Release Date: Nov. 26, 2021

Esses winbond


11.12 Self Refresh Cycle



Publication Release Date: Nov. 26, 2021


ssess winbond ssess

11.13 Burst Read and Single Write (Burst Length = 4, CAS Latency = 3)



Esses winbond sess


11.14 Power Down Mode



Publication Release Date: Nov. 26, 2021

ssess winbond ss


11.15 Auto-precharge Timing (Write Cycle)



Publication Release Date: Nov. 26, 2021

sses winbond


11.16 Auto-precharge Timing (Read Cycle)




Publication Release Date: Nov. 26, 2021 Revision: A02



11.17 Timing Chart of Read to Write Cycle




11.18 Timing Chart of Write to Read Cycle




Publication Release Date: Nov. 26, 2021



11.19 Timing Chart of Burst Stop Cycle (Burst Stop Command)




11.20 Timing Chart of Burst Stop Cycle (Precharge Command)



Publication Release Date: Nov. 26, 2021

sses winbond


11.21 CKE/DQM Input Timing (Write Cycle)



Publication Release Date: Nov. 26, 2021



11.22 CKE/DQM Input Timing (Read Cycle)




Publication Release Date: Nov. 26, 2021 Revision: A02


Bases winbond seess

12. PACKAGE SPECIFICATION

Package Outline TFBGA 54 Ball (8x8 mm², ball pitch: 0.8mm, Ø =0.45mm)



SYMBOL	DIMENSION (mm)			DIMENSION (inch)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α			1.20			0.047
A1	0.28		0.40	0.010		0.016
b	0.40	0.45	0.50	0.016	0.018	0.020
D	7.90	8.00	8.10	0.311	0.315	0.319
D1	6.40 BSC.			0.252 BSC.		
E	7.90	8.00	8.10	0.311	0.315	0.319
E1	6.40 BSC			0.252 BSC.		
SE	1.60 TYP.			0.063 TYP.		
SD	0.80 TYP.			0.031 TYP.		
е	0.80 BSC.			0.031 BSC.		
ccc			0.10			0.004



Note: 1. Ball land : 0.5mm 2. Ball opening : 0.4mm

3. PCB Ball land suggested ≤ 0.4mm



13. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A01	Nov. 17, 2021	All	Initial formal datasheet
A02	Nov. 26, 2021	3, 13~16	Remove -5, -5l and -7 grade parts include related descriptions and DC/AC spec in section 9