

# FSV4730-31-34-35

# BROADCAST AM/ FM/ SW/ LW RADIO RECEIVER

### Features

- Worldwide FM band support (64–108 MHz)
- Worldwide AM band support (520–1710 kHz)
- SW band support (FSV4734/35) (2.3–26.1 MHz)
- LW band support (FSV4734/35) (153–279 kHz)
- Excellent real-world performance
- Integrated VCO
- Advanced AM/FM seek tuning
- Automatic frequency control (AFC)
- Automatic gain control (AGC)
- Digital FM stereo decoder
- Programmable de-emphasis
- Advanced Audio Processing

### Applications

- Table and portable radios
- Mini/micro systems
- CD/DVD and Blu-ray players
- Stereo boom boxes

- Seven selectable AM channel filters
- AM/FM/SW/LW digital tuning
- No manual alignment necessary
- Programmable reference clock
- Adjustable soft mute control
- RDS/RBDS processor (FSV4731/35)
   Digital audio out
- 2-wire and 3-wire control interface
- QFN and SSOP packages

- Modules for consumer electronics
- Clock radios
- Mini HiFi and docking stations
- Entertainment systems

### Description

The FSV473x digital CMOS AM/FM radio receiver IC integrates the complete tuner function from antenna input to digital audio output and includes a stereo audio input for converting analog audio into standard I2S digital audio, enabling a cost efficient digital audio platform for consumer electronic applications with high TDMA noise immunity, superior radio performance, and high fidelity audio power amplification. When enabling the analog inputs in stereo

, the FSV473x supports I2S digital audio output only (no analog output).

### **Functional Block Diagram**







# TABLE OF CONTENTS

# **Section**

# <u>Page</u>

1.	Electrical Specifications	.5
2.	Typical Application Schematic	20
	2.1. QFN Typical Application Schematic	20
	2.2. SSOP Typical Application Schematic	.21
3.	Bill of Materials	. 22
	3.1. QFN/SSOP Bill of Materials	22
4.	Functional Description	. 23
	4.1. Overview	.23
	4.2. Operating Modes	.24
	4.3. FM Receiver	. 24
	4.4. AM Receiver	.24
	4.5. SW Receiver	. 24
	4.6. LW Receiver	.24
	4.7. Stereo Audio	24
	4.8. Digital Audio Interface	25
	4.9. Stereo Audio Processing	. 27
	4.10. Received Signal Qualifiers	. 27
	4.11. Volume Control	.27
	4.12. Stered	027
	4.13. Soft Mute	. 27
	4.14. FM Hi-Cut Control	.27
	4.15. De-emphasis	.28
	4.16. RDS/RBDS Processor	
	(FSV4731/35 Only)	28
	4.17. Tuning	.28
	4.18. Seek	28
	4.19. Reference Clock	.28
	4.20. Control Interface	.29
	4.21. GPO Outputs	30
	4.22. Firmware Upgrades	. 30
	4.23. Reset, Powerup, and Powerdown	. 30
	4.24. 2 V Operation (SSOP Only)	30
	4.25. Programming with Commands	. 30
5.	Pin Descriptions	31
	5.1. FSV473x-D60-GM	31
	5.2. FSV473x-D60-GU	32
6.	Ordering Guide	33
7.	Package Outline	34
	7.1. FSV473x-D60 QFN	34
	7.2. FSV473x-D60 SSOP	35
8.	PCB Land Pattern	36
		-

# FSV4730-31-34-35

8.2. FSV473x-D60 SSOP	
9. Top Markings	
9.1. FSV473x-D60 Top Marking (QFN)	
9.2. Top Marking Explanation (QFN)	
9.3. FSV473x-D60 Top Marking (SSOP)	
9.4. Top Marking Explanation (SSOP)	40
10. Additional Reference Resources	41



# 1. Electrical Specifications

### Table 1. Recommended Operating Conditions<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Analog Supply Voltage	VA		2.7 <sup>2</sup>		5.5	V
Digital and I/O Supply Voltage	VD		1.62		3.6	V
Power Supply Powerup Rise Time	V <sub>DDRISE</sub>		10			μs
Interface Power Supply Powerup Rise Time	V <sub>IORISE</sub>		10			μs
Ambient Temperature	T <sub>A</sub>		-20	25	85	°C

Notes:

1. All minimum and maximum specifications apply across the recommended operating conditions. Typical values apply at  $V_A = 3.3 \text{ V}$  and 25 °C unless otherwise stated.

2. SSOP devices operate down to 2 V at 25 °C. See section "4.24. 2 V Operation (SSOP Only)" for details.

### Table 2. DC CharacteristiFSV

(V<sub>A</sub> = 2.7 to 5.5 V, V<sub>D</sub> = 1.62 to 3.6 V, T<sub>A</sub> = –20 to 85 °C)

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
$ \begin{array}{ c c c c c c } \hline V_{AGFN} Supply Current & I_{FMVA} \\ \hline V_{DGFN} Supply Current & I_{FMVD} \\ \hline V_{ASSOP} Supply Current & I_{FMVD} \\ \hline V_{ASSOP} Supply Current & I_{FMVD} \\ \hline V_{AGFN} Supply Current & I_{FMVD} \\ \hline V_{ASSOP} Supply Current & I_{FMVD} \\ \hline V_{DSSOP} Supply Current & I_{FMVD} \\ \hline V_{ASSOP} Supply Current & I_{AMVA} \\ \hline V_{DSSOP} Supply Current & I_{AMVA} \\ \hline V_{DSSOP} Supply Current & I_{AMVA} \\ \hline V_{DSSOP} Supply Current & I_{AMVA} \\ \hline V_{AGFN} Supply Current & I_{AMVA} \\ \hline V_{AGFN} Supply Current & I_{AMVA} \\ \hline V_{DSSOP} Supply Current & I_{AMVD} \\ \hline V_{AGFN} Supply Current & I_{AMVD} \\ \hline V_{AGFN} Supply Current & I_{AMVD} \\ \hline V_{AGFN} Supply Current & I_{AMVD} \\ \hline V_{DSSOP} Supply Current & I_{AMVD} \\ \hline V_{DSSOP Supply Current & I_{AMVD} \\ \hline V_{DSSOP Supply Current & I_{AMVD} \\ \hline V_{ASSOP} Supply Current & I_{AMVD} \\ \hline V_{ASSOP} Supply Current & I_{AMVD} \\ \hline V_{ASSOP} Supply Current & I_{AUXVD} \\ \hline V_{ASSOP Supply Current & I_{AUXVD} \\ \hline V_{ASSOP Supply Current & I_{AUXVD} \\ \hline V_{DSSOP Supply Current & I_{AUXVD} \\ \hline V_{ASSOP Powerdown Current \\ \hline V_{ASSOP Powerdown Current \\ \hline V_{DSSOP Supply Current & I_{AUXVD} \\ \hline W_{ASSOP Powerdown Current \\ \hline V_{DSSOP SupoPOWerdo$	FM Mode						
$ \begin{array}{ c c c c c c } \hline V_{DGFN} Supply Current & I_{FMVD} \\ \hline V_{ASSOP} Supply Current & I_{FMVD} \\ \hline V_{DSSOP} Supply Current & I_{FMVD} \\ \hline V_{DSSOP} Supply Current & I_{FMVD} \\ \hline V_{DGFN} Supply Current & I_{FMVD} \\ \hline V_{DSSOP} Supply Current & I_{AMVD} \\ \hline V_{DGFN} Supply Current & I_{AMVD} \\ \hline V_{DSSOP} Supply Current & I_{AUXVA} \\ \hline V_{DSSOP} Supply Current & I_{AUXVD} \\ \hline V_{DSSOP} Supply Current & I_{AUXVA} \\ \hline V_{DSSOP} Powerdown Current \\ \hline V_{DSSOP} Powerdown C$	V <sub>AQFN</sub> Supply Current	I <sub>FMVA</sub>			8.2	9.5	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	V <sub>DQFN</sub> Supply Current	I <sub>FMVD</sub>	Digital Output Mode <sup>1</sup>		10.5	13.5	
	VASSOP Supply Current	Fмva			18.5	21.5	
$ \begin{array}{ c c c c c } \hline V_{AGFN} \mbox{Supply Current} & I_{FMVA} \\ \hline V_{DGFN} \mbox{Supply Current} & I_{FMVA} \\ \hline V_{ASSOP} \mbox{Supply Current} & I_{FMVA} \\ \hline V_{DSSOP} \mbox{Supply Current} & I_{FMVD} \\ \hline V_{AGFN} \mbox{Supply Current} & I_{FMVD} \\ \hline V_{AGFN} \mbox{Supply Current} & I_{AMVA} \\ \hline V_{DGFN} \mbox{Supply Current} & I_{AMVA} \\ \hline V_{DGSOP} \mbox{Supply Current} & I_{AMVA} \\ \hline V_{DSSOP} \mbox{Supply Current} & I_{AMVA} \\ \hline V_{DGFN} \mbox{Supply Current} & I_{AMVA} \\ \hline V_{DSSOP} \mbox{Supply Current} & I_{AUXVA} \\ \hline Mode \\ \hline V_{AGFN} \mbox{Supply Current} & I_{AUXVA} \\ \hline V_{DSSOP} \mbox{Supply Current} & I_{AUXVA} \\ \hline Mode \\ \hline V_{AGFN} \mbox{Supply Current} & I_{AUXVA} \\ \hline Mode \\ \hline V_{AGFN} \mbox{Supply Current} & I_{AUXVA} \\ \hline Mode \\ \hline V_{AGFN} \mbox{Supply Current} & I_{AUXVA} \\ \hline Mode \\ \hline V_{AGFN} \mbox{Supply Current} & I_{AUXVA} \\ \hline Mode \\ \hline V_{AGFN} \mbox{Supply Current} & I_{AUXVA} \\ \hline Mode \\ \hline V_{AGFN} \mbox{Supply Current} & I_{AUXVA} \\ \hline Mode \\ \hline V_{ASSOP} \mbox{Supply Current} & I_{AUXVA} \\ \hline Mode \\ \hline M_{DSSOP} \mbox{Supply Current} & I_{AUXVA} \\ \hline Mode \\ \hline M_{ASSOP} \mbox{Supply Current} & I_{AUXVA} \\ \hline M_{DSSOP} \mbox{Supply Current} \\ \hline M_{ASSOP} \mbox{Supply Current} \\ \hline M_{DSSOP} \mbox{Supply Current} \\ \hline M_{ASSOP} Supoverdow$	V <sub>DSSOP</sub> Supply Current	I <sub>FMVD</sub>	l		0.15	0.6	m۸
$ \begin{array}{ c c c c c } \hline V_{DGFN} Supply Current & I_{FMVD} \\ \hline V_{ASSOP} Supply Current & I_{FMVD} \\ \hline V_{DSSOP} Supply Current & I_{FMVD} \\ \hline V_{DSSOP} Supply Current & I_{AMVA} \\ \hline V_{DGFN} Supply Current & I_{AMVA} \\ \hline V_{DGSOP} Supply Current & I_{AMVA} \\ \hline V_{DGSOP} Supply Current & I_{AMVA} \\ \hline V_{DSSOP} Supply Current & I_{AMVA} \\ \hline V_{DGFN} Supply Current & I_{AMVA} \\ \hline V_{DGFN} Supply Current & I_{AMVA} \\ \hline V_{DSSOP} Supply Current & I_{AMVA} \\ \hline Mode \\ \hline \hline V_{AGFN} Supply Current & I_{AUVA} \\ \hline Mode \\ \hline \hline V_{AGFN} Supply Current & I_{AUVA} \\ \hline Mode \\ \hline \hline V_{AGSOP} Supply Current & I_{AUXVA} \\ \hline Mode \\ \hline \hline V_{ASSOP} Supply Current & I_{AUXVA} \\ \hline \hline Mode \\ \hline \hline V_{ASSOP} Supply Current & I_{AUXVA} \\ \hline \hline Mode \\ \hline \hline V_{ASSOP} Supply Current & I_{AUXVD} \\ \hline \hline \hline \\ V_{ASSOP} Supply Current & I_{AUXVD} \\ \hline \hline \\ \hline \hline \\ \hline \hline \\ V_{DSSOP} Supply Current & I_{AUXVD} \\ \hline \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	V <sub>AQFN</sub> Supply Current	I <sub>FMVA</sub>			9.1	10.3	111/4
$ \begin{array}{ c c c c c } \hline \mbox{VASSOP Supply Current} & I_{FMVD} & I_{PMVD} & I_{P$	V <sub>DQFN</sub> Supply Current	I <sub>FMVD</sub>	Apples Output Mode <sup>2</sup>		9.9	12.8	
$ \begin{split} & V_{DSSOP}  Supply  Current &  _{FMVD} & & & & & & & & & & & & & & & & & & &$	VASSOP Supply Current	I <sub>FMVA</sub>	Analog Output Mode		19.1	21.3	
$ \begin{split} \mbox{AM Mode} \\ \hline $V_{AQFN}$ Supply Current & $I_{AMVA}$ \\ $V_{DQFN}$ Supply Current & $I_{AMVA}$ \\ $V_{DQFN}$ Supply Current & $I_{AMVA}$ \\ $V_{DSSOP}$ Supply Current & $I_{AMVA}$ \\ $V_{DQFN}$ Supply Current & $I_{AMVA}$ \\ $V_{DSSOP}$ Supply Current & $I_{AMVA}$ \\ $V_{DSSOP}$ Supply Current & $I_{AMVA}$ \\ $V_{DSSOP}$ Supply Current & $I_{AMVD}$ \\ \hline $V_{AQFN}$ Supply Current & $I_{AUXVA}$ \\ $V_{DQFN}$ Supply Current & $I_{AUXVA}$ \\ $V_{DQFN}$ Supply Current & $I_{AUXVA}$ \\ $V_{DSSOP}$ Supply Current & $I_{AUXVA}$ \\ \hline $V_{DSSOP}$ Powerdown Current \\ \hline $V_{DQFN}$ Powerdown Current \\ \hline $V_{DSSOP}$ Powerdown Current \\ \hline $V_{DQFN}$ Powerdown Current \\ \hline $V_{DQFN}$ Powerdown Current \\ \hline $V_{DSSOP}$ Powerdown Current \\ \hline $V_{DQFN}$ Powerdown Current$	V <sub>DSSOP</sub> Supply Current	I <sub>FMVD</sub>	İ		0.1	0.6	
$ \begin{array}{ c c c c c c } \hline V_{AQFN} Supply Current & I_{AMVA} \\ \hline V_{DQFN} Supply Current & I_{AMVA} \\ \hline V_{DSSOP} Supply Current & I_{AMVA} \\ \hline V_{DSSOP} Supply Current & I_{AMVA} \\ \hline V_{DQFN} Supply Current & I_{AMVA} \\ \hline V_{DQFN} Supply Current & I_{AMVA} \\ \hline V_{DQFN} Supply Current & I_{AMVA} \\ \hline V_{DSSOP} Supply Current & I_{AMVA} \\ \hline V_{DQFN} Supply Current & I_{AMVA} \\ \hline V_{DSSOP} Supply Current & I_{AMVA} \\ \hline Mode \\ \hline \hline V_{AQFN} Supply Current & I_{AUXVA} \\ \hline V_{DSSOP} Supply Current & I_{AUXVA} \\ \hline \hline \hline V_{DSSOP} Supply Current & I_{AUXVA} \\ \hline \hline \hline \hline V_{DSSOP} Powerdown Current \\ \hline V_{AQFN} Powerdown Current \\ \hline V_{DSSOP} Powerdown Current \\ \hline \hline V_{DSSOP} Powerdown Current \\ \hline \hline \hline V_{DSSOP} Powerdown Current \\ \hline \hline \hline V_{DSSOP} Powerdown Current \\ \hline \hline \hline \hline V_{DSSOP} Powerdown Current \\ \hline \hline \hline \hline V_{DSSOP} Powerdown Current \\ \hline \hline \hline \hline \hline V_{DSSOP} Powerdown Current \\ \hline $	AM Mode						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V <sub>AQFN</sub> Supply Current	I <sub>AMVA</sub>			6.5	7.5	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	V <sub>DQFN</sub> Supply Current	I <sub>AMVD</sub>	Disitel Output Mode		8.5	11.0	
$ \begin{array}{ c c c c c c } \hline V_{DSSOP} Supply Current & I_{AMVD} & & & & & & & & & & & & & & & & & & &$	VASSOP Supply Current	I <sub>AMVA</sub>			14.5	16.5	
$ \begin{array}{c c c c c c c c c } V_{AQFN} Supply Current & I_{AMVA} \\ V_{DQFN} Supply Current & I_{AMVA} \\ V_{ASSOP} Supply Current & I_{AMVA} \\ \hline V_{DSSOP} Supply Current & I_{AMVD} \\ \hline V_{ASSOP} Supply Current & I_{AMVD} \\ \hline Mode \\ \hline V_{AQFN} Supply Current & I_{AUXVA} & & 5.7 & 6.3 \\ \hline V_{DQFN} Supply Current & I_{AUXVD} & & 6.5 & 8.0 \\ \hline V_{ASSOP} Supply Current & I_{AUXVD} & & 6.5 & 8.0 \\ \hline V_{ASSOP} Supply Current & I_{AUXVD} & & 0.3 & 0.4 \\ \hline V_{DSSOP} Supply Current & I_{AUXVD} & & 11.8 & 13.0 \\ \hline Powerdown \\ \hline V_{ASSOP} Powerdown Current & I_{APD} & & 4 & 15 \\ \hline V_{DQFN} Powerdown Current & I_{APD} & & 9.5 & 15 \\ \hline V_{DSSOP} Powerdown Current & I_{DPD} & SCLK, RCLK inactive & & 3 & 10 \\ \hline V_{DSSOP} Powerdown Current & I_{DPD} & SCLK, RCLK inactive & & 3 & 10 \\ \hline V_{DSSOP} Powerdown Current & V_{IH} & 0.7 \times V_D & & V_D + 0.3 & V \\ \hline High Level Input Voltage^3 & V_{IL} & -0.3 & & 0.3 \times V_D & V \\ \hline High Level Input Current^3 & I_{IH} & V_{IN} = V_D = 3.6 V & -10 & & 10 & \muA \\ \hline \end{array}$	V <sub>DSSOP</sub> Supply Current	I <sub>AMVD</sub>			0.15	0.50	~^^
$ \begin{array}{ c c c c c c } \hline V_{DQFN} \mbox{Supply Current} & I_{AMVA} \\ \hline V_{ASSOP} \mbox{Supply Current} & I_{AMVA} \\ \hline V_{DSSOP} \mbox{Supply Current} & I_{AMVD} \\ \hline \hline V_{DSSOP} \mbox{Supply Current} & I_{AMVD} \\ \hline \hline Mode \\ \hline \hline V_{AQFN} \mbox{Supply Current} & I_{AUXVA} & & 0.1 & 0.4 \\ \hline \hline Mode \\ \hline \hline V_{AQFN} \mbox{Supply Current} & I_{AUXVA} & & 5.7 & 6.3 \\ \hline V_{DQFN} \mbox{Supply Current} & I_{AUXVD} & & 6.5 & 8.0 \\ \hline V_{ASSOP} \mbox{Supply Current} & I_{AUXVA} & & 0.3 & 0.4 \\ \hline \hline V_{DSSOP} \mbox{Supply Current} & I_{AUXVD} & & 11.8 & 13.0 \\ \hline \hline \hline Powerdown \\ \hline \hline V_{AQFN} \mbox{Powerdown Current} & I_{APD} & & 4 & 15 \\ \hline V_{DQFN} \mbox{Powerdown Current} & I_{APD} & & 9.5 & 15 \\ \hline \hline V_{DQFN} \mbox{Powerdown Current} & I_{DPD} & SCLK, RCLK \mbox{inactive} & & 3 & 10 \\ \hline \hline V_{DSSOP} \mbox{Powerdown Current} & I_{DPD} & SCLK, RCLK \mbox{inactive} & & 3 & 10 \\ \hline \hline High \mbox{Level Input Voltage}^3 & V_{IL} & 0.7 x \ V_D & & V_D + 0.3 & V \\ \hline \ High \mbox{Level Input Current}^3 & I_{IH} & V_{IN} \ = V_D \ = 3.6 \ V \ -10 \ & 10 \ \mu A \\ \hline \end{array}$	V <sub>AQFN</sub> Supply Current	I <sub>AMVA</sub>			7.5	8.5	ШA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V <sub>DQFN</sub> Supply Current	I <sub>AMVD</sub>	Analog Output Mode		8	10.2	
$\begin{tabular}{ c c c c c } \hline V_{DSSOP} Supply Current & I_{AMVD} & - & 0.1 & 0.4 \\ \hline Mode & & & & & & & & & \\ \hline V_{AQFN} Supply Current & I_{AUXVA} & - & 5.7 & 6.3 & & & & \\ \hline V_{DQFN} Supply Current & I_{AUXVD} & - & 6.5 & 8.0 & & & & & \\ \hline V_{ASSOP} Supply Current & I_{AUXVA} & - & 0.3 & 0.4 & & & \\ \hline V_{DSSOP} Supply Current & I_{AUXVD} & - & 11.8 & 13.0 & & & \\ \hline Powerdown & & & & & & & & \\ \hline V_{AQFN} Powerdown Current & & & & & & & & & \\ \hline V_{ASSOP} Powerdown Current & & & & & & & & & & \\ \hline V_{DQFN} Powerdown Current & & & & & & & & & & & & & \\ \hline V_{DQFN} Powerdown Current & & & & & & & & & & & & & & & & \\ \hline V_{DSSOP} Powerdown Current & & & & & & & & & & & & & & & & & & &$	VASSOP Supply Current	I <sub>AMVA</sub>	Analog Output mode	—	15.3	17.2	
$\begin{tabular}{ c c c c c c } \hline \textbf{Mode} \\ \hline V_{AQFN} \ Supply \ Current & I_{AUXVA} & & & & & & & & & & & & & & & & & & &$	V <sub>DSSOP</sub> Supply Current	I <sub>AMVD</sub>			0.1	0.4	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Mode						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V <sub>AQFN</sub> Supply Current	I <sub>AUXVA</sub>			5.7	6.3	
$ \begin{array}{c c c c c c c c } V_{ASSOP} \mbox{Supply Current} & I_{AUXVA} & & & & & & & & & & & & & & & & & & &$	V <sub>DQFN</sub> Supply Current	I <sub>AUXVD</sub>			6.5	8.0	m۸
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	VASSOP Supply Current	I <sub>AUXVA</sub>			0.3	0.4	111/4
$\begin{tabular}{ c c c c c } \hline Powerdown Current & $I_{APD}$ & $$	V <sub>DSSOP</sub> Supply Current	I <sub>AUXVD</sub>			11.8	13.0	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Powerdown						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	V <sub>AQFN</sub> Powerdown Current				4	15	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V <sub>ASSOP</sub> Powerdown Current	'APD			9.5	15	μΑ
VDSSOP Powerdown CurrentIDPDSCLK, RCLK inactive-310High Level Input Voltage3VIH $0.7 \times V_D$ - $V_D + 0.3$ VLow Level Input Voltage3VIL-0.3- $0.3 \times V_D$ VHigh Level Input Current3IIH $V_{IN} = V_D = 3.6 V$ -10-10 $\mu A$	V <sub>DQFN</sub> Powerdown Current		SCLK, RCLK inactive		3	10	
High Level Input Voltage3 $V_{IH}$ $0.7 \times V_D$ $ V_D + 0.3$ $V$ Low Level Input Voltage3 $V_{IL}$ $-0.3$ $ 0.3 \times V_D$ $V$ High Level Input Current3 $I_{IH}$ $V_{IN} = V_D = 3.6 V$ $-10$ $ 10$ $\mu A$	V <sub>DSSOP</sub> Powerdown Current	<sup>I</sup> DPD	SCLK, RCLK inactive		3	10	μΑ
Low Level Input Voltage3 $V_{IL}$ $-0.3$ $-0.3$ $V$ High Level Input Current3 $I_{IH}$ $V_{IN} = V_D = 3.6$ $V$ $-10$ $-10$ $\mu A$	High Level Input Voltage <sup>3</sup>	V <sub>IH</sub>		0.7 x V <sub>D</sub>		V <sub>D</sub> + 0.3	V
High Level Input Current <sup>3</sup> $I_{IH}$ $V_{IN} = V_D = 3.6$ V $-10$ $-10$ $\mu$ A	Low Level Input Voltage <sup>3</sup>	V <sub>IL</sub>		-0.3		0.3 x V <sub>D</sub>	V
	High Level Input Current <sup>3</sup>	I <sub>IH</sub>	V <sub>IN</sub> = V <sub>D</sub> = 3.6 V	-10		10	μA

Notes:

1. Guaranteed by characterization.

2. Backwards compatible mode to rev B and rev C. Additional features on this device may increase typical supply current.

3. For input pins SCLK, SEN, SDIO, RST, RCLK, DCLK, DFS, GPO1, GPO2, and GPO3.

4. For output pins SDIO, DOUT, GPO1, GPO2, and GPO3.

### Table 2. DC CharacteristiFSV (Continued)

 $(V_A = 2.7 \text{ to } 5.5 \text{ V}, V_D = 1.62 \text{ to } 3.6 \text{ V}, T_A = -20 \text{ to } 85 ^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Low Level Input Current <sup>3</sup>	Ι <sub>ΙL</sub>	V <sub>IN</sub> = 0 V, V <sub>D</sub> = 3.6 V	-10	—	10	μA
High Level Output Voltage <sup>4</sup>	V <sub>OH</sub>	Ι <sub>ΟUT</sub> = 500 μΑ	0.8 x V <sub>D</sub>	—	—	V
Low Level Output Voltage <sup>4</sup>	V <sub>OL</sub>	I <sub>OUT</sub> = –500 μA			0.2 x V <sub>D</sub>	V

Notes:

1. Guaranteed by characterization.

2. Backwards compatible mode to rev B and rev C. Additional features on this device may increase typical supply current.

3. For input pins SCLK, SEN, SDIO, RST, RCLK, DCLK, DFS, GPO1, GPO2, and GPO3.

4. For output pins SDIO, DOUT, GPO1, GPO2, and GPO3.

### Table 3. Reset Timing CharacteristiT\$Ĉ<sup>3</sup>

 $(V_A = 2.7 \text{ to } 5.5 \text{ V}, V_D = 1.62 \text{ to } 3.6 \text{ V}, T_A = -20 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Min	Тур	Мах	Unit
RST Pulse Width and GPO1, GPO2/INT Setup to RST $\uparrow^4$	t <sub>SRST</sub>	100		_	μs
GPO1, GPO2/INT Hold from RST↑	t <sub>HRST</sub>	30	_	—	ns

Important Notes:

- 1. When selecting 2-wire mode, the user must ensure that a 2-wire start condition (falling edge of SDIO while SCLK is high) does not occur within 300 ns before the rising edge of RST.
- 2 When selecting 2-wire mode, the user must ensure that SCLK is high during the rising edge of RST, and stays high until after the first start condition.
- 3. When selecting 3-wire mode, the user must ensure that a rising edge of SCLK does not occur within 300 ns before the rising edge of RST.
- 4. If GPO1 and GPO2 are actively driven by the user, then minimum t<sub>SRST</sub> is only 3<u>0 ns</u>. If GPO1 or GPO2 is hi-Z, then minimum t<sub>SRST</sub> is 100 µs, to provide time for on-chip 1 MΩ devices (active while RST is low) to pull GPO1 high and GPO2 low.



Figure 1. Reset Timing Parameters for Busmode Select



### Table 4. 2-Wire Control Interface CharacteristiTS<sup>1</sup>C<sup>2,3</sup>

(V<sub>A</sub> = 2.7 to 5.5 V, V<sub>D</sub> = 1.62 to 3.6 V, T<sub>A</sub> = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK Frequency	f <sub>SCL</sub>		0		400	kHz
SCLK Low Time	t <sub>LOW</sub>		1.3		_	μs
SCLK High Time	t <sub>HIGH</sub>		0.6	_	_	μs
SCLK Input to SDIO ↓ Setup (START)	t <sub>SU:STA</sub>		0.6	_	_	μs
SCLK Input to SDIO ↓ Hold (START)	t <sub>HD:STA</sub>		0.6	_		μs
SDIO Input to SCLK $\uparrow$ Setup	tsu:dat		100	_		ns
SDIO Input to SCLK $\downarrow$ Hol d	t <sub>HD:DAT</sub>		0	_	900	ns
SCLK input to SDIO <sup>↑</sup> Setup (STOP)	t <sub>SU:STO</sub>		0.6		—	μs
STOP to START Time	t <sub>BUF</sub>		1.3	_	_	μs
SDIO Output Fall Time	t <sub>f:OUT</sub>		20 + 0.1 $\frac{C_{b}}{1pF}$	_	250	ns
SDIO Input, SCLK Rise/Fall Time	t <sub>f:IN</sub> t <sub>r:IN</sub>		20 + 0.1 <u> C</u> <sub>b</sub>		300	ns
SCLK, SDIO Capacitive Loading	Cb				50	pF
Input Filter Pulse Suppression	t <sub>SP</sub>		_	_	50	ns

Notes:

**1.** When  $V_D = 0$  V, SCLK and SDIO are low impedance.

2. When selecting 2-wire mode, the user must ensure that a 2-wire start condition (falling edge of SDIO while SCLK is high) does not occur within 300 ns before the rising edge of RST.

3. When selecting 2-wire mode, the user must ensure that SCLK is high during the rising edge of RST, and stays high until after the first start condition.

4. The FSV473x-D60 delays SDIO by a minimum of 300 ns from the HV threshold of SCLK to comply with the minimum  $t_{HD:DAT}$  specification.

The maximum t<sub>HD:DAT</sub> has only to be met when f<sub>SCL</sub> = 400 kHz. At frequencies below 400 KHz, t<sub>HD:DAT</sub> may be violated as long as all other timing parameters are met.



Figure 2. 2-Wire Control Interface Read and Write Timing Parameters



Figure 3. 2-Wire Control Interface Read and Write Timing Diagram



### Table 5. 3-Wire Control Interface CharacteristiFSV

 $(V_A = 2.7 \text{ to } 5.5 \text{ V}, V_D = 1.62 \text{ to } 3.6 \text{ V}, T_A = -20 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK Frequency	f <sub>CLK</sub>		0		2.5	MHz
SCLK High Time	t <sub>HIGH</sub>		25			ns
SCLK Low Time	t <sub>LOW</sub>		25			ns
SDIO Input, SEN to SCLK↑ Setup	ts		20			ns
SDIO Input to SCLK↑ Hold	thsdio		10			ns
SEN Input to SCLK↓ Hold	tHSEN		10			ns
SCLK↑ to SDIO Output Valid	t <sub>CDV</sub>	Read	2		25	ns
SCLK <sup>↑</sup> to SDIO Output High Z	t <sub>CDZ</sub>	Read	2		25	ns
SCLK, SEN, SDIO, Rise/Fall time	t <sub>R</sub> , t <sub>F</sub>		_	_	10	ns
Note: When selecting 3-wire mode, the rising edge of RST	user must en:	sure that a rising edge of S	CLK does n	not occur wit	thin 300 ns	before the



Figure 4. 3-Wire Control Interface Write Timing Parameters





# Table 6. Digital Audio Interface CharacteristiFSV (V<sub>A</sub> = 2.7 to 5.5 V, V<sub>D</sub> = 1.62 to 3.6 V, T<sub>A</sub> = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
DCLK Cycle Time	t <sub>DCT</sub>		26		1000	ns
DCLK Pulse Width High	t <sub>DCH</sub>		10		_	ns
DCLK Pulse Width Low	t <sub>DCL</sub>		10		_	ns
DFS Set-up Time to DCLK Rising Edge	t <sub>SU:DFS</sub>		5		_	ns
DFS Hold Time from DCLK Rising Edge	t <sub>HD:DFS</sub>		5		_	ns
DOUT Propagation Delay from DCLK Falling Edge	t <sub>PD:DOUT</sub>		0		50	ns



Figure 6. Digital Audio Interface Timing Parameters, I<sup>2</sup>S Mode



### Table 7. FM Receiver CharacteristiTS<sup>62</sup>

(V<sub>A</sub> = 2.7 to 5.5 V, V<sub>D</sub> = 1.62 to 3.6 V, T<sub>A</sub> = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Frequency	f <sub>RF</sub>		76		108	MHz
Sensitivity <sup>3,4,5,6</sup>		(S+N)/N = 26 dB	í — '	2.2	3.5	μV EMF
RDS Sensitivity <sup>6,7</sup>		∆f = 2 kHz, RDS BLER < 5%		10		μV EMF
LNA Input Resistance <sup>7,8</sup>			3	4	5	kΩ
LNA Input Capacitance <sup>7,8</sup>			4	5	6	pF
Input IP3 <sup>7,9</sup>			100	105	—	dBµV EMF
AM Suppression <sup>3,4,7,8</sup>		m = 0.3	40	50	<b>—</b>	dB
Adjacent Channel Selectivity		±200 kHz	35	50	[	dB
Alternate Channel Selectivity		±400 kHz	60	70	[	dB
Spurious Response Rejection <sup>7</sup>		In-band	35		[	dB
Audio Output Voltage <sup>3,4,8</sup>			72	80	90	mV <sub>RMS</sub>
Audio Output L/R Imbalance <sup>3,8,10</sup>			[		1	dB
Audio Frequency Response Low <sup>7</sup>		-3 dB			30	Hz
Audio Frequency Response High <sup>7</sup>		-3 dB	15		<u> </u>	kHz
Audio Stereo Separation <sup>8,10</sup>			35	42	<u> </u>	dB
Audio Mono S/N <sup>3,4,5,8</sup>			55	63	<u> </u>	dB
Audio Stereo S/N <sup>4,5,7,8</sup>				58		dB
Audio THD <sup>3,8,10</sup>				0.1	0.5	%
De-emphasis Time Constant <sup>7</sup>		FM_DEEMPHASIS = 2	70	75	80	μs
		FM_DEEMPHASIS = 1	45	50	54	μs
Blocking Sensitivity <sup>3,4,5,6,7,11, 12</sup>		∆f = ±400 kHz	[	34	[	dBµV
		∆f = ±4 MHz	[	30	<u> </u>	dBµV

Notes:

 Additional testing information is available in "AN388: 470x/1x/2x/3x/4x Evaluation Board Test Procedure." Volume = maximum for all tests. Tested at RF = 98.1 MHz.

2 To ensure proper operation and receiver performance, follow the guidelines in "AN383: 47xx Antenna, Schematic, Layout, and Design Guidelines." FSV will evaluate schematiFSV and layouts for qualified customers.

3.  $F_{MOD}$  = 1 kHz, 75 µs de-emphasis, MONO = enabled, and L = R unless noted otherwise.

**4.** ∆f = 22.5 kHz.

- **5.**  $B_{AF}$  = 300 Hz to 15 kHz, A-weighted.
- 6. Analog audio output mode.
- 7. Guaranteed by characterization.
- 8.  $V_{EMF} = 1 \text{ mV}.$
- **9.**  $|f_2 f_1| > 2$  MHz,  $f_0 = 2 \times f_1 f_2$ . AGC is disabled.
- **10.** ∆f = 75 kHz.
- **11.** Sensitivity measured at (S+N)/N = 26 dB.
- 12. Blocker Amplitude= 100 dBuV.
- 13. At temperature (25 °C).
- **14.** At LOUT and ROUT pins.

# Table 7. FM Receiver CharacteristiTS $^{1}$ (Continued) (V<sub>A</sub> = 2.7 to 5.5 V, V<sub>D</sub> = 1.62 to 3.6 V, T<sub>A</sub> = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Intermod Sensitivity <sup>3,4,5,6,7,11,12</sup>		$\Delta f$ = ±400 kHz, ±800 kHz		40		dBµV
		$\Delta f = \pm 4 \text{ MHz}, \pm 8 \text{ MHz}$		35		dBµV
Audio Output Load Resistance <sup>7,11,14</sup>	RL	Single-ended	10	—	—	kΩ
Audio Output Load Capacitance <sup>7,11,14</sup>	CL	Single-ended			50	pF
Seek/Tune Time <sup>7</sup>		RCLK tolerance = 100 ppm	Ι	Ι	60	ms/channel
Powerup Time <sup>7</sup>		From powerdown	_	_	110	ms
RSSI Offset <sup>12,13</sup>		Input levels of 8 and 60 dBµV at RF Input	-3	—	3	dB

Notes:

1. Additional testing information is available in "AN388: 470x/1x/2x/3x/4x Evaluation Board Test Procedure." Volume = maximum for all tests. Tested at RF = 98.1 MHz.

2 To ensure proper operation and receiver performance, follow the guidelines in "AN383: 47xx Antenna, Schematic, Layout, and Design Guidelines." FSV will evaluate schematiFSV and layouts for qualified customers.

3. F<sub>MOD</sub> = 1 kHz, 75 µs de-emphasis, MONO = enabled, and L = R unless noted otherwise.

**4.** ∆f = 22.5 kHz.

- 5.  $B_{AF}$  = 300 Hz to 15 kHz, A-weighted.
- 6. Analog audio output mode.
- 7. Guaranteed by characterization.
- **8.**  $V_{EMF} = 1 \text{ mV}.$
- **9.**  $|f_2 f_1| > 2$  MHz,  $f_0 = 2 \times f_1 f_2$ . AGC is disabled.
- **10.** ∆f = 75 kHz.
- **11.** Sensitivity measured at (S+N)/N = 26 dB.
- 12. Blocker Amplitude= 100 dBuV.
- 13. At temperature (25 °C).
- 14. At LOUT and ROUT pins.



# Table 8. 64–75.9 MHz Input Frequency FM Receiver CharacteristiTS<sup>62,3</sup>

 $(V_A = 2.7 \text{ to } 5.5 \text{ V}, V_D = 1.62 \text{ to } 3.6 \text{ V}, T_A = -20 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Input Frequency	f <sub>RF</sub>		64		75.9	MHz
Sensitivity <sup>4,5,6,8</sup>		(S+N)/N = 26 dB		3.5		μV EMF
LNA Input Resistance <sup>3,7</sup>			3	4	5	kΩ
LNA Input Capacitance <sup>3,7</sup>			4	5	6	pF
Input IP3 <sup>9</sup>				105	—	dBµV EMF
AM Suppression <sup>3,4,5,7</sup>		m = 0.3		50	<u> </u>	dB
Adjacent Channel Selectivity		±200 kHz		50	—	dB
Alternate Channel Selectivity		±400 kHz		70		dB
Audio Output Voltage <sup>4,5,7</sup>			72	80	90	mV <sub>RMS</sub>
Audio Output L/R Imbalance <sup>4,7,10</sup>					1	dB
Audio Frequency Response Low <sup>3</sup>		–3 dB			30	Hz
Audio Frequency Response High <sup>3</sup>		–3 dB	15			kHz
Audio Mono S/N <sup>4,3,5,7,11</sup>				63		dB
Audio THD <sup>4,7,10</sup>				0.1		%
De-emphasis Time Constant		FM_DEEMPHASIS = 2	70	75	80	μs
		FM_DEEMPHASIS = 1	45	50	54	μs
Audio Output Load Resistance <sup>3,11</sup>	RL	Single-ended	10			kΩ
Audio Output Load Capacitance <sup>3,11</sup>	CL	Single-ended			50	pF
Seek/Tune Time <sup>3</sup>		RCLK tolerance = 100 ppm		—	60	ms/channel
Powerup Time <sup>3</sup>		From powerdown			110	ms
RSSI Offset <sup>12</sup>		Input levels of 8 and 60 dBµV EMF	-3	_	3	dB

Notes:

1. Additional testing information is available in "AN388: 470x/1x/2x/3x/4x Evaluation Board Test Procedure." Volume = maximum for all tests. Tested at RF= 98.1 MHz.

2 To ensure proper operation and receiver performance, follow the guidelines in "AN383: 47xx Antenna, Schematic, Layout, and Design Guidelines." FSV will evaluate schematiFSV and layouts for qualified customers.

3. Guaranteed by characterization.

- 4.  $F_{MOD}$  = 1 kHz, 75 µs de-emphasis, MONO = enabled, and L = R unless noted otherwise.
- **5.** ∆f = 22.5 kHz.
- **6.**  $B_{AF}$  = 300 Hz to 15 kHz, A-weighted.
- **7.**  $V_{EMF} = 1 \text{ mV}.$
- 8. Analog output mode.
- **9.**  $|f_2 f_1| > 2$  MHz,  $f_0 = 2 \times f_1 f_2$ . AGC is disabled.
- **10.** ∆f = 75 kHz.
- **11.** At LOUT and ROUT pins.
- 12. At temperature (25 °C).

### Table 9. AM/SW/LW Receiver CharacteristiTS<sup>62</sup>

(VA = 2.7 to 5.5 V, VA = 1.62 to 3.6 V, TA = -20 to 85  $^\circ\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Input Frequency	f <sub>RF</sub>	long Wav (LV	153	—	279	kHz
		Medium Wave (AM)	520	_	1710	kHz
		Short Wave (SW)	2.3	—	26.1	MHz
Sensitivity <sup>3,4,5</sup>		(S+N)/N = 26 dB	-	25	35	μV EMF
Large Signal Voltage Handling <sup>5,6</sup>		THD < 8%	-	300	Ι	mV <sub>RMS</sub>
Power Supply Rejection Ratio <sup>5</sup>		$\Delta V_{DD}$ = 100 mV <sub>RMS</sub> , 100 Hz	-	40	Ι	dB
Audio Output Voltage <sup>3,7</sup>			54	60	67	mV <sub>RMS</sub>
Audio S/N <sup>3,4,7</sup>			-	60	Ι	dB
Audio THD <sup>3,7</sup>			-	0.1	0.5	%
Antenna Inductance <sup>5,8</sup>		Long Wave (LW)	-	2800	Ι	μH
		Medium Wave (AM)	180	—	450	μH
Powerup Time <sup>5</sup>		From powerdown		_	110	ms

Notes:

1. Additional testing information is available in "AN388: 470x/1x/2x/3x/4x Evaluation Board Test Procedure." Volume = maximum for all tests. Tested at RF = 520 kHz.

2 To ensure proper operation and receiver performance, follow the guidelines in "AN383: 47xx Antenna, Schematic, Layout, and Design Guidelines." FSV will evaluate schematiFSV and layouts for qualified customers.

**3.** FMOD = 1 kHz, 30% modulation, 2 kHz channel filter.

4.  $B_{AF}$  = 300 Hz to 15 kHz, A-weighted.

5. Guaranteed by characterization.

6. See "AN388: 470x/1x/2x/3x/4x Evaluation Board Test Procedure" for evaluation method.

7.  $V_{IN} = 5 \text{ mVrms}.$ 

8. Stray capacitance on antenna and board must be < 10 pF to achieve full tuning range at higher inductance levels.



### Table 10. AC Receiver CharacteristiFSV— Analog to Digital Converter

(V<sub>A</sub> = 2.7 to 5.5 V, V<sub>D</sub> = 1.62 to 3.6 V, T<sub>A</sub> = –20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Total Harmonic Distortion + Noise	THD+N	f = 1 kHz; measured 20 Hz—20 kHz	_	0.035	0.06	%
Dynamic Range/Signal to Noise Ratio	SNR	f = 1 kHz at –60 dBFS A-weighted		85		dB
		f = 1 kHz at –60 dBFS non-weighted		78	_	dB
Crosstalk		f = 1 kHz with 3% Bandpass filter		90	_	dB
Gain Mismatch				0.03	-	dB
Gain Drift			_	100	—	PPM/°C
Input Sample Rate	F <sub>S</sub>			48	_	kHz
Input Voltage	V <sub>AI</sub>				1.8	V <sub>pkpk</sub>
Input Resistance	R <sub>AI</sub>	LIATTEN[1:0]	_	60	_	kΩ
Input Capacitance	C <sub>AI</sub>		_	10	_	pF

### Table 11. Digital Filter CharacteristiFSV—Analog to Digital Converter

 $(V_A = 2.7 \text{ to } 5.5 \text{ V}, V_D = 1.62 \text{ to } 3.6 \text{ V}, T_A = -20 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Passband Frequency Response		–0.1 dB	0.02		20	kHz
Passband Ripple		20—20 kHz	-0.1		0.1	dB
Stopband Corner Frequency			25		—	kHz
Stopband Attenuation			70			dB

### Table 12. Reference Clock and Crystal CharacteristiFSV

 $(V_A = 2.7 \text{ to } 5.5 \text{ V}, V_D = 1.62 \text{ to } 3.6 \text{ V}, T_A = -20 \text{ to } 85 ^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
	F	Reference Clock							
RCLK Supported Frequencies <sup>1</sup>			31.130	32.768	40,000	kHz			
RCLK Frequency Tolerance <sup>2</sup>			-100		100	ppm			
REFCLK_PRESCALE			1		4095				
REFCLK			31.130	32.768	34.406	kHz			
	Crystal Oscillator								
Crystal Oscillator Frequency				32.768		kHz			
Crystal Frequency Tolerance <sup>2</sup>			-100		100	ppm			
Board Capacitance					3.5	pF			
ESR			_		50	кΩ			
CL <sup>3</sup>			7	12	22	pF			
CL-single ended <sup>3</sup>			14	24	44	pF			
Notes: 1. The FSV473x-D60 divides the RCLK input by REFCLK PRESCALE to obtain REFCLK. There are some RCLK									

 The FSV4/3x-D60 divides the RCLK input by REFCLK\_PRESCALE to obtain REFCLK. There are some RCLK frequencies between 31.130 kHz and 40 MHz that are not supported. For more details, see Table 6 of "AN332: 47xx Programming Guide".

2. A frequency tolerance of ±50 ppm is required for FM seek/tune using 50 kHz channel spacing and AM seek/tune in SW frequencies.

3. Guaranteed by characterization.

### Table 13. Thermal Conditions

Parameter	Symbol	Min	Тур	Max	Unit		
Thermal Resistance*	$\theta_{JA}$		80		°C/W		
Ambient Temperature	T <sub>A</sub>	–15	25	85	°C		
Junction Temperature	TJ	—	—	92	°C		
*Note: Thermal resistance assumes a multi-layer PCB with the exposed pad soldered to a topside PCB pad.							

### Table 14. Absolute Maximum Ratings<sup>1,2</sup>

Parameter	Symbol	Value	Unit
Analog Supply Voltage	V <sub>A</sub>	–0.5 to 5.8	V
Digital and I/O Supply Voltage	V <sub>D</sub>	–0.5 to 3.9	V
Input Current <sup>3</sup>	I <sub>IN</sub>	10	mA
Input Voltage <sup>3</sup>	V <sub>IN</sub>	–0.3 to (V <sub>IO</sub> + 0.3)	V
Operating Temperature	Т <sub>ОР</sub>	-40 to 95	°C
Storage Temperature	T <sub>STG</sub>	–55 to 150	°C
RF Input Level <sup>4</sup>		0.4	V <sub>pk</sub>

Notes:

1. Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure beyond recommended operating conditions for extended periods may affect device reliability.

 The FSV473x-D60 devices are high-performance RF integrated circuits with certain pins having an ESD rating of < 2kV HBM. Handling and assembly of these devices should only be done at ESD-protected workstations.

3. For input pins DFS, SCLK, SEN, SDIO, RST, RCLK, GPO1, GPO2, GPO3, and DCLK.

**4.** At RF input pins FMI and AMI.

# 2. Typical Application Schematic

## 2.1. QFN Typical Application Schematic



### Notes:

- 1. Place C1 close to VA pin and C4 close to VD pin.
- 2. All grounds connect directly to GND plane on PCB.
- 3. Pins 1 and 20 are no connects, leave floating.
- 4. To ensure proper operation and receiver performance, follow the guidelines in "AN383: 47xx Antenna, Schematic, Layout, and Design Guidelines." FSV will evaluate schematiFSV and layouts for qualified customers.
- 5. Pin 2 connects to the FM antenna interface, and pin 4 connects to the AM antenna interface.
- 6. Place FSV473x-D60 as close as possible to antenna and keep the FMI and AMI traces as short as possible.



### 2.2. SSOP Typical Application Schematic



### Notes:

- 1. Place C1 close to VA and C4 close to VD pin.
- 2. All grounds connect directly to GND plane on PCB.
- 3. Pins 6 and 7 are no connects, leave floating.
- 4. Pins 10 and 11 are unused. Tie these pins to GND.
- 5. To ensure proper operation and receiver performance, follow the guidelines in "AN383: 47xx Antenna, Schematic, Layout, and Design Guidelines." FSV will evaluate schematiFSV and layouts for qualified customers.
- 6. Pin 8 connects to the FM antenna interface, and pin 12 connects to the AM antenna interface.
- 7. Place FSV473x-D60 as close as possible to antenna and keep the FMI and AMI traces as short as possible.

# 3. Bill of Materials

# 3.1. QFN/SSOP Bill of Materials

### Table 15. CFSV473x-D60 QFN/SSOP Bill of Materials

Component(s)	Value/Description	Supplier						
C1	Supply bypass capacitor, 22 nF, ±20%, Z5U/X7R	Murata						
C2	Coupling capacitor, 1 nF, ±20%, Z5U/X7R	Murata						
C3	Coupling capacitor, 0.47 mF, ±20%, Z5U/X7R	Murata						
C4	Supply bypass capacitor, 100 nF, 10%, Z5U/X7R	Murata						
L1	loop stick, 180-450uH	Jiaxn						
U1	47xx AM/FM Radio Tuner	FSV						
	Optional Components							
C5, C6	Crystal load capacitors, 22 pF, ±5%, COG (Optional for crystal oscillator)	Venkel						
C7	Coupling capacitor, 0.39 mF, ±20%, Z5U/X7R (Optional for )	Murata						
C8	Coupling capacitor, 0.39 mF, ±20%, Z5U/X7R (Optional for )	Murata						
C9	Noise mitigating capacitor, 2~5 pF (Optional for digital audio)	Murata						
R1	Resistor, 600 Ω (Optional for digital audio)	Venkel						
R2	Resistor, 2 kΩ (Optional for digital audio)	Venkel						
R3	Resistor, 2 kΩ (Optional for digital audio)	Venkel						
L2	Air Loop, 10-20 μΗ (Optional for AM Input)	Jiaxin						
T1	Transformer, 1:5 turns ratio (Optional for AM Input)	Jiaxin, UMEC						
X1	32.768 kHz crystal (Optional for crystal oscillator)	Epson						



#### **Functional Description** 4.

#### 4.1. **Overview**



Figure 7. Functional Block Diagram

The FSV473x CMOS AM/FM radio receiver IC audio processing. integrates the complete tuner function from antenna input to audio output, including a stereo audio

ADC input for converting analog audio to digital signals. This feature enables a cost-efficient digital audio

platform for consumer electroniFSV applications with highinterface. cell phone noise immunity, superior radio performance, and high fidelity audio power amplification. Offering

unmatched integration and PCB space savings, the FSV473x-D60 requires only a few external components

and less than 15 mm<sup>2</sup> of board area, excluding the antenna inputs. The FSV473x-D60 AM/FM radio provides

the space savings and low power consumption necessary for portable devices while delivering the high performance and design simplicity desired for all AM/FM solutions.

Leveraging FSV' proven and patented

4700/01 FM tuner's digital low intermediate frequency (low-IF) receiver architecture, the FSV473x-D60 delivers

superior RF performance and interference rejection in the AM, FM, SW, and LW bands. The high level of integration and complete system production test simplifies design-in, increases system guality, and improves reliability and manufacturability.

is a feature-rich solution that includes The FSV473x advanced seek algorithms, soft mute, auto-calibrated digital tuning, FM stereo processing and advanced

In addition, the FSV473x-D60 provides analog and digital audio outputs and a programmable reference clock. The device supports I<sup>2</sup>C-compatible 2-wire control interface, and a 4700/01 backwards-compatible 3-wire control

The FSV473x-D60 utilizes digital signal processing to achieve high fidelity, optimal performance, and design flexibility. The chip provides excellent pilot rejection, selectivity, and unmatched audio performance, and offers both the manufacturer and the end-user extensive programmability and a better listening experience.

The FSV4731/35 incorporates a digital signal processor for the European Radio Data System (RDS) and the North American Radio Broadcast Data System (RBDS) including all required symbol decoding, block synchronization, error detection, and error correction including block

functions. Using this feature, the FSV4731/35 enables broadcast data such as station identification and song name to be displayed to the user.

#### 4.2. **Operating Modes**

The FSV473x-D60 operates in either an FM receive, AM receive, In FM mode, radio.

signals are received on FMI and processed by the FM front-end circuitry. In AM mode, radio signals are received on AMI and processed by the AM front-end circuitry.

signals on LIN/RIN are sampled, converted to digital, filtered, and decimated to 32, 44.1, or 48 kHz for the I<sup>2</sup>S digital audio interface. In addition to the receiver mode,

there is a clocking mode to choose to clock the FSV473x-which generally vary between 10 and 20 µH. D60 from a reference clock or crystal. On the FSV473x-**4.5**. D60, there is an audio output mode to choose between

an analog and/or digital audio output. In the analog audio output mode, ROUT and LOUT are used for the audio output pins. In the digital audio mode, DOUT, DFS. and DCLK pins are used. Concurrent analog/digital audio output mode is also available requiring all five pins.

### 4.3. FM Receiver

4700/01 FM tuner. The receiver uses a digital low-IF

architecture allowing the elimination of external components and factory adjustments. The FSV473x-D60wave signals. These signals are then fed directly into integrates a low noise amplifier (LNA) supporting the worldwide FM broadcast band (64 to 108 MHz). An AGC circuit controls the gain of the LNA to optimize sensitivity and rejection of strong interferers. An imagereject mixer downconverts the RF signal to low-IF. The digitized with high resolution analog-to-digital

the FSV473x-D60 to perform channel selection, FMcomponents and no factory adjustments. The FSV4734/35 demodulation, and stereo audio processing to achieve superior performance compared to traditional analog architectures.

### 4.4. AM Receiver

The highly-integrated FSV473x-D60 supports worldwide AM band reception from 520 to 1710 kHz using a digital low-IF architecture with a minimum number of external components and no manual alignment required. This digital low-IF architecture allows for high-precision filtering offering excellent selectivity and SNR with minimum variation across the AM band. The DSP also provides adjustable channel step sizes in 1 kHz increments, AM demodulation, soft mute, seven different channel bandwidth filters, and additional features, such as a programmable automatic volume control (AVC) maximum gain allowing users to adjust the level of background noise.

Similar to the FM receiver, the integrated LNA and AGC

optimize sensitivity and rejection of strong interferers allowing better reception of weak stations.

The FSV473x-D60 provides highly-accurate digital AM tuning without factory adjustments. To offer maximum flexibility, the receiver supports a wide range of ferrite loop sticks from 180-450 µH. An air loop antenna is supported by using a transformer to increase the effective inductance from the air loop. Using a 1:5 turn ratio inductor, the inductance is increased by 25 times and easily supports all typical AM air loop antennas

### SW Receiver

The FSV4734/35 is the first fully integrated IC to support AM and FM, as well as short wave (SW) band reception from 2.3 to 26.1 MHz fully covering the 120 meter to 11 meter bands. The FSV4734/35 offers extensive shortwave features such as continuous digital tuning with minimal discrete components and no factory adjustments. Other SW features include adjustable channel step sizes in 1 kHz increments, adjustable The FSV473x-D60 FM receiver is based on the proven channel bandwidth settings, advanced seek algorithm, and soft mute.

> The FSV4734/35 uses the FM antenna to capture short the AMI pin in a wide band configuration. See "AN332: 47xx Programming Guide" and "AN383: 47xx Antenna and Schematic Guidelines" for more details.

#### 4.6. LW Receiver

quadrature mixer output is amplified, filtered, and The FSV4734/35 supports the long wave (LW) band from 153 to 279 kHz. The highly integrated FSV4734/35 offers converters (ADFSV). This advanced architecture allows continuous digital tuning with minimal discrete also offers adjustable channel step sizes in 1 kHz increments, adjustable channel bandwidth settings, advanced seek algorithm, and soft mute.

> The FSV4734/35 uses a separate ferrite bar antenna to capture long wave signals.

#### 4.7. Stereo Audio

The FSV473x-D60 stereo audio can be multiplexed between low-IF input for radio operation and analog audio input for high fidelity data conversion at 32, 44.1, or 48 kHz sample rate. When operated in ADC-mode, the FSV473x-D60 supports I2S digital audio output only (no analog output) while enabling the analog inputs and the stereo ADC.



### 4.8. Digital Audio Interface

The digital audio interface operates in slave mode and supports a variety of MSB-first audio data formats including I2S and left-justified modes. The interface has three pins: digital data input (DIN), digital frame synchronization input (DFS), and a digital bit synchronization input clock (DCLK). The FSV473x-D60 supports a number of industry-standard sampling rates including 32, 44.1, and 48 kHz. The digital audio interface enables low-power operation by eliminating the need for redundant DAFSV and ADFSV on the audio baseband processor.

### 4.8.1. Audio Data Formats

The digital audio interface operates in slave mode and supports three different audio data formats:

- I2S
- Left-Justified
- DSP Mode

In I2S mode, by default the MSB is captured on the second rising edge of DCLK following each DFS transition. The remaining bits of the word are sent in order, down to the LSB. The left channel is transferred first when the DFS is low, and the right channel is transferred when the DFS is high.

In left-justified mode, by default the MSB is captured on the first rising edge of DCLK following each DFS transition. The remaining bits of the word are sent in order, down to the LSB. The left channel is transferred first when the DFS is high, and the right channel is transferred when the DFS is low.

In DSP mode, the DFS becomes a pulse with a width of 1DCLK period. The left channel is transferred first, followed right away by the right channel. There are two options in transferring the digital audio data in DSP mode: the MSB of the left channel can be transferred on the first rising edge of DCLK following the DFS pulse or on the second rising edge.

In all audio formats, depending on the word size, DCLK frequency, and sample rates, there may be unused DCLK cycles after the LSB of each word before the next DFS transition and MSB of the next word. In addition, if preferred, the user can configure the MSB to be captured on the falling edge of DCLK via properties. The number of audio bits can be configured for 8, 16, 20, or 24 bits.

### 4.8.2. Audio Sample Rates

The device supports a number of industry-standard sampling rates including 32, 44.1, and 48 kHz. The digital audio interface enables low-power operation by eliminating the need for redundant DAFSV on the audio baseband processor.



Figure 10. DSP Digital Audio Format



#### 4.9. Stereo Audio Processing

The output of the FM demodulator is a stereo multiplexed (MPX) signal. The MPX standard was developed in 1961, and is used worldwide. Today's MPX signal format consists of left + right (L+R) audio, left - right (L-R) audio, a 19 kHz pilot tone, and RDS/RBDS data as shown in Figure 11 below.



Figure 11. MPX Signal Spectrum

### 4.9.1. Stereo Decoder

The FSV473x-D60's integrated stereo automatically decodes the MPX signal using DSP techniques. The 0 to 15 kHz (L+R) signal is the mono output of the FM tuner. Stereo is generated from the (L+R), (L-R), and a 19 kHz pilot tone. The pilot tone is used as a reference to recover the (L-R) signal. Output left and right channels are obtained by adding and subtracting the (L+R) and (L-R) signals respectively.

### 4.9.2. Stereo-Mono Blending

Adaptive noise suppression is employed to gradually combine the stereo left and right audio channels to a mono (L+R) audio signal as the signal quality degrades to maintain optimum sound fidelity under varying

reception conditions. Three metriFSV, received signal **4.14.** strength indicator (RSSI), signal-to-noise ratio (SNR),

multipath interference, monitored and are simultaneously in forcing a blend from stereo to mono. The metric which reflects the minimum signal quality takes precedence and the sianal is blended appropriately.

thresholds and attack/release rates. If a metric falls

respective stereo thresholds, then no action is taken to blend the signal. If a metric falls between its mono and stereo thresholds, then the signal is blended to the level proportional to the metric's value between its mono and stereo thresholds, with an associated attack and release rate.

#### 4.10. **Received Signal Qualifiers**

The quality of a tuned signal can vary depending on many factors including environmental conditions, time of day, and position of the antenna. To adequately manage the audio output and avoid unpleasant audible effects to the end-user, the FSV473x-D60 monitors and provides indicators of the signal quality, allowing the host processor to perform additional processing if required by the customer. The FSV473x-D60 monitors signal quality metriFSV including RSSI, SNR, and multipath interference on FM signals. These metriFSV are used to optimize signal processing and are also reported to the host processor. The signal processing algorithms can FSV' use either optimized settings (recommended) be customized or to modify performance.

#### **Volume Control** 4.11.

The audio output may be muted. Volume is adjusted digitally by the RX\_VOLUME property.

#### 4.12. Stereo DAC

High-fidelity stereo digital-to-analog converters (DAFSV) drive analog audio signals onto the LOUT and ROUT pins. The audio output may be muted.

#### 4.13. Soft Mute

The soft mute feature is available to attenuate the audio outputs and minimize audible noise in very weak signal conditions. The soft mute feature is triggered by the SNR metric. The SNR threshold for activating soft mute is programmable, as are soft mute attenuation levels and attack and release rates.

### **FM Hi-Cut Control**

Hi-cut control is employed on audio outputs with degradation of the signal due to low SNR and/or multipath interference. Two metriFSV. SNR and multipath interference, are monitored concurrently in forcing hi-cut of the audio outputs. Programmable minimum and maximum thresholds are available for both metriFSV. The All three metriFSV have programmable stereo/mono transition frequency for hi-cut is also programmable with

up to seven hi-cut filter settings. A single set of attack below its mono threshold, the signal is blended from stereo to full mono. If all metriFSV are above their metriFSV from a range of 2 ms to 64 s. The level of hi-cut

applied can be monitored with the FM\_RSQ\_STATUS command. Hi-cut can be disabled by setting the hi-cut filter to audio bandwidth of 15 kHz.

#### 4.15. **De-emphasis**

Pre-emphasis and de-emphasis is a technique used by FM broadcasters to improve the signal-to-noise ratio of FM receivers by reducing the effects of high-frequency interference and noise. When the FM signal is transmitted, a pre-emphasis filter is applied to

accentuate the high audio frequencies. The FSV473x-D6 incorporates a de-emphasis filter which attenuates high frequencies to restore a flat frequency response. Two time constants are used in various regions. The deemphasis time constant is programmable to 50 or 75 us and is set by the FM DEEMPHASIS property.

#### **RDS/RBDS Processor** 4.16. (FSV4731/35 Only)

The FSV4731/35 implements an RDS/RBDS\* processor entire FM band with all thresholds engaged is very short

for symbol decoding, block synchronization, error detection, and error correction.

The FSV4731/35 device is user configurable and provides an optional interrupt when RDS is synchronized, loses synchronization, and/or the user configurable RDS FIFO threshold has been met.

The FSV4731/35 reports RDS decoder synchronization "Reference Clock and Crystal CharacteristiFSV," on status and detailed bit errors in the information word for each RDS block with the FM RDS STATUS command. The range of reportable block errors is 0, 1-2, 3-5, or More than six errors indicates that the 6+ corresponding block information word contains six or more non-correctable errors or that the block checkword contains errors. The pilot does not have to be present to decode RDS/RBDS.

\*Note: RDS/RBDS is referred to only as RDS throughout the remainder of this document.

#### 4.17. Tuning

The tuning frequency is directly programmed using the FM TUNE FREQ and AM TUNE FREQ commands.

The FSV473x-D60 supports channel spacing steps of that share the SDIO bus. If there is SDIO bus activity 10 kHz in FM mode and 1 kHz in AM mode.

#### 4.18. Seek

The FSV473x-D60 seek functionality is performedSNR. completely on-chip and will search up or down the selected frequency band for a valid channel. A valid channel is qualified according to a series of programmable signal indicators and thresholds. The seek function can be made to stop at the band edge and provide an interrupt, or wrap the band and continue seeking until arriving at the original departure frequency. The device sets interrupts with found valid stations or, if the seek results in zero found valid stations, the device indicates failure and again sets an interrupt. Refer to "AN332: 47xx Programming Guide".

The FSV473x-D60 uses RSSI, SNR, and AFC to qualify stations. Most of these variables have programmable thresholds for modifying the seek function according to customer needs.

RSSI is employed first to screen all possible candidate stations. SNR and AFC are subsequently used in Oscreening the RSSI qualified stations. The more

thresholds the system engages, the higher the confidence that any found stations will indeed be valid broadcast stations. The FSV473x-D60 defaults set RSSI to a mid-level threshold and add an SNR threshold set to a level delivering acceptable audio performance. This trade-off will eliminate very low RSSI stations while keeping the seek time to acceptable levels. Generally, the time to auto-scan and store valid channels for an

depending on the band content. Seek is initiated using the FM SEEK START command. The RSSI, SNR, and AFC threshold settings are adjustable using properties.

### 4.19. Reference Clock

The FSV473x-D60 reference clock is programmable, supporting RCLK frequencies listed in Table 12,

page 18. Refer to Table 2, "DC CharacteristiFSV," on page 6 for switching voltage levels and Table 12 for frequency tolerance information.

An onboard crystal oscillator is available to generate the 32.768 kHz reference when an external crystal and load capacitors are provided. Refer to "2. Typical Application Schematic" on page 20. This mode is enabled using the POWER UP command. Refer to "AN332: 47xx Programming Guide".

The FSV473x-D60 performance may be affected by data activity on the SDIO bus when using the integrated internal oscillator. SDIO activity results from polling the tuner for status or communicating with other devices while the FSV473x-D60 is performing the seek/tune function, the crystal oscillator may experience jitter, which may result in mistunes, false stops, and/or lower

For best seek/tune results, FSV recommends that all SDIO data traffic be suspended during FSV473x-D60 seek and tune operations. This is achieved by keeping the bus guiet for all other devices on the bus, and delaying tuner polling until the tune or seek operation is complete. The seek/tune complete (STC) interrupt should be used instead of polling to determine when a seek/tune operation is complete.



#### **Control Interface** 4 20

A serial port slave interface is provided, which allows an external controller to send commands to the FSV473x-

D60 and receive responses from the device. The serial port can operate in two bus modes: 2-wire mode and 3wire mode. The FSV473x-D60 selects the bus mode by For sampling the state of the GPO1 and GPO2 pins on the rising edge of RST. The GPO1 pin includes an internal pull-up resistor, which is connected while RST is low, and the GPO2 pin includes an internal pull-down resistor, which is connected while RST is low. Therefore, it is only necessary for the user to actively drive pins which differ from these states. See Table 16.

Table 16. Bus Mode Select on Rising Edge of RST

Bus Mode	GPO1	GPO2
2-Wire	1	0
3-Wire	0 (must drive)	0

After the rising edge of RST, the pins GPO1 and GPO2 are used as general purpose output (O) pins, as described in Section "4.21. GPO Outputs". In any bus mode, commands may only be sent after  $V_D$  and  $\chi$ supplies are applied.

In any bus mode, before sending a command or reading a response, the user must first read the status byte to ensure that the device is ready (CTS bit is high).

### 4.20.1. 2-Wire Control Interface Mode

When selecting 2-wire mode, the user must ensure that SCLK is high during the rising edge of RST, and stays high until after the first start condition. Also, a start condition must not occur within 300 ns before the rising edge of RST.

The 2-wire bus mode uses only the SCLK and SDIO pins for signaling. A transaction begins with the START condition, which occurs when SDIO falls while SCLK is high. Next, the user drives an 8-bit control word serially on SDIO, which is captured by the device on rising edges of SCLK. The control word consists of a 7-bit device address, followed by a read/write bit (read = 1,

write = 0). The FSV473x-D60 acknowledges the controlA transaction ends when the user sets SEN high, then word by driving SDIO low on the next falling edge of SCLK.

Although the FSV473x-D60 will respond to only a single In 3-wire mode, commands are sent by first writing each device address, this address can be changed with the SEN pin (note that the SEN pin is not used for signaling in 2-wire mode). Refer to "AN332: 47xx Programming Guide"

For write operations, the user then sends an 8-bit data byte on SDIO, which is captured by the device on rising

edges of SCLK. The FSV473x-D60 acknowledges each data byte by driving SDIO low for one cycle, on the next falling edge of SCLK. The user may write up to 8 data bytes in a single 2-wire transaction. The first byte is a command, and the next seven bytes are arguments.

read operations, after the FSV473x-D60 has acknowledged the control byte, it will drive an 8-bit data byte on SDIO, changing the state of SDIO on the falling edge of SCLK. The user acknowledges each data byte by driving SDIO low for one cycle, on the next falling edge of SCLK. If a data byte is not acknowledged, the transaction will end. The user may read up to 16 data bytes in a single 2-wire transaction. These bytes contain the response data from the FSV473x-D60.

A 2-wire transaction ends with the STOP condition, which occurs when SDIO rises while SCLK is high.

For details on timing specifications and diagrams, refer to Table 4, "2-Wire Control Interface CharacteristiFSV" on page 9; Figure 2, "2-Wire Control Interface Read and Write Timing Parameters," on page 10, and Figure 3, "2-Wire Control Interface Read and Write Timing Diagram," on page 10.

### 4.20.2. 3-Wire Control Interface Mode

When selecting 3-wire mode, the user must ensure that a rising edge of SCLK does not occur within 300 ns before the rising edge of RST.

The 3-wire bus mode uses the SCLK, SDIO, and SEN pins. A transaction begins when the user drives SEN low. Next, the user drives a 9-bit control word on SDIO. which is captured by the device on rising edges of SCLK. The control word consists of a 9-bit device address (A7:A5 = 101b), a read/write bit (read = 1, write = 0), and a 5-bit register address (A4:A0).

For write operations, the control word is followed by a 16-bit data word, which is captured by the device on rising edges of SCLK.

For read operations, the control word is followed by a delay of one-half SCLK cycle for bus turn-around. Next, the FSV473x-D60 will drive the 16-bit read data word serially on SDIO, changing the state of SDIO on each rising edge of SCLK.

pulses SCLK high and low one final time. SCLK may either stop or continue to toggle while SEN is high.

argument to register(s) 0xA1-0xA3, then writing the command word to register 0xA0. A response is retrieved by reading registers 0xA8-0xAF.

For details on timing specifications and diagrams, refer to Table 5, "3-Wire Control Interface CharacteristiFSV," on page 11; Figure 4, "3-Wire Control Interface Write

Timing Parameters," on page 11, and Figure 5, "3-Wire Control Interface Read Timing Parameters," on page 11.

### 4.21. GPO Outputs

The FSV473x-D60 provides three general-purpose output powerful software interface to program the receiver. The

pins. The GPO pins can be configured to output a constant low, constant high, or high-impedance. The GPO pins can be reconfigured as specialized functions.

#### 4.22. **Firmware Upgrades**

The FSV473x-D60 contains on-chip program RAM toas powerup the device, shut down the device, or tune to accommodate minor changes to the firmware. This

allows FSV to provide future firmware updates

to optimize the characteristiFSV of new radio designs and Properties are a special command argument used to those already deployed in the field.

#### 4.23. Reset, Powerup, and Powerdown

Setting the RST pin low will disable analog and digital circuitry, reset the registers to their default settings, and disable the bus. Setting the RST pin high will bring the device out of reset.

A powerdown mode is available to reduce power consumption when the part is idle. Putting the device in powerdown mode will disable analog and digital circuitry while keeping the bus active.

#### 4.24. 2 V Operation (SSOP Only)

The FSV473x-D60 is capable of operating down to 2 V as the battery drains in an application. Any power-up or reset is not guaranteed to work below the DC characteristiFSV defined in Table 2. This capability enables a much longer run time in battery operated devices.

#### Programming with Commands 4.25.

To ease development time and offer maximum customization, the FSV473x-D60 provides a simple yet

device is programmed using commands, arguments, properties, and responses.

To perform an action, the user writes a command byte and associated arguments, causing the chip to execute the given command. Commands control an action such

a station. Arguments are specific to a given command and are used to modify the command.

modify the default chip operation and are generally configured immediately after powerup. Examples of properties are de-emphasis level, RSSI seek threshold, and soft mute attenuation threshold.

Responses provide the user information and are echoed after a command and associated arguments are issued. All commands provide a 1-byte status update, indicating interrupt and clear-to-send status information.

For a detailed description of the commands and properties for the FSV473x-D60,

# 5. Pin Descriptions

### 5.1. FSV473x -GM



Pin Number(s)	Name	Description
1, 20	NC	No connect. Leave floating.
2	FMI	FM RF inputs. FMI should be connected to the antenna trace.
3	RFGND	RF ground. Connect to ground plane on PCB.
4	AMI	AM RF input. AMI should be connected to the AM antenna.
5	RST	Device reset input (active low).
6	SEN	Serial enable input (active low).
7	SCLK	Serial clock input.
8	SDIO	Serial data input/output.
9	RCLK	External reference oscillator input.
10	V <sub>D</sub>	Digital and I/O supply voltage.
11	VA	Analog supply voltage. May be connected directly to battery.
12, GND PAD	GND	Ground. Connect to ground plane on PCB.
13	ROUT	Right audio line output for analog output mode.
14	LOUT	Left audio line output for analog output mode.
15	DOUT	Digital output data for digital output mode
16	DFS	Digital frame synchronization input for digital output mode
17	GPO3/[DCLK]	General purpose output, crystal oscillator, or digital bit synchronous clock input in digital output mode.
18	GPO2/[INT]	General purpose output or interrupt pin.
19	GPO1	General purpose output.

### 5.2. FSV473x -GU



Pin Number(s)	Name	Description
1	DOUT	Digital output data for digital output mode
2	DFS	Digital frame synchronization input for digital output mode
3	GPO3/[DCLK]	General purpose output, crystal oscillator, or digital bit synchronous clock input in digital output mode.
4	GPO2/[INT]	General purpose output or interrupt pin.
5	GPO1	General purpose output.
6,7	NC	No connect. Leave floating.
8	FMI	FM RF inputs. FMI should be connected to the antenna trace.
9	RFGND	RF ground. Connect to ground plane on PCB.
10,11	NC	Unused. Tie these pins to GND.
12	AMI	AM/SW/LW RF input.
13,14	GND	Ground. Connect to ground plane on PCB.
15	RST	Device reset input (active low).
16	SEN	Serial enable input (active low).
17	SCLK	Serial clock input.
18	SDIO	Serial data input/output.
19	RCLK	External reference oscillator input.
20	V <sub>D</sub>	Digital and I/O supply voltage.
21	VA	Analog supply voltage. May be connected directly to battery.
22	DBYP	Bypass capacitor.
23	ROUT	Right audio line output in analog output mode.
24	LOUT	Left audio line output in analog output mode.



# 6. Ordering Guide

Part Number <sup>1</sup>	Description	Package Type	Operating Temperature/Voltage		
FSV4730-D60-GM	AM/EM Broadcast Radio Receiver	QFN Pb-free	–20 to 85 °C		
FSV4730-D60-ଔU		SSOP Pb-free	2.7 to 5.5 V		
FSV4731-D60-GM	AM/FM Broadcast Radio Receiver with	QFN Pb-free	–20 to 85 °C		
FSV4731-D60-ଔU	RDS/RBDS	SSOP Pb-free	2.7 to 5.5 V		
FSV4734-D60-GM	AM/EM/SW/LW Broadcast Radio Receiver	QFN Pb-free	–20 to 85 °C		
FSV4734-D60-ଔU		SSOP Pb-free	2.7 to 5.5 V		
FSV4735-D60-GM	AM/FM/SW/LW Broadcast Radio Receiver	QFN Pb-free	–20 to 85 °C		
FSV4735-D60-ଔU	with RDS/RBDS	SSOP Pb-free	2.7 to 5.5 V		
<ul> <li>Notes:</li> <li>1. Add an "(R)" at the end of the device part number to denote tape and reel option.</li> <li>2. SSOP devices operate down to V<sub>A</sub> = 2 V at 25 °C.</li> </ul>					

# 7. Package Outline

### 7.1. FSV473x QFN

Figure 12 illustrates the package details for the FSV473x. Table 17 lists the values for the dimensions shown in the illustration.



Figure 12. 20-Pin Quad Flat No-Lead (QFN)

Symbol	Millimeters				Symbol		Millimeters	
	Min	Nom	Max	1		Min	Nom	Мах
A	0.50	0.55	0.60		f	2.53 BSC		
A1	0.00	0.02	0.05		L	0.35	0.40	0.45
b	0.20	0.25	0.30		L1	0.00	—	0.10
С	0.27	0.32	0.37		aaa	—	—	0.05
D	3.00 BSC				bbb	—	—	0.05
D2	1.65	1.70	1.75		CCC	—	—	0.08
е		0.50 BSC			ddd	—	—	0.10
E		3.00 BSC			eee	—	—	0.10
E2	1.65	1.70	1.75					
Notes: 1. All dim	Notes: 1. All dimensions are shown in millimeters (mm) unless otherwise noted.							

### Table 17. Package Dimensions

2. Dimensioning and tolerancing per ANSI Y14.5M-1994.



### 7.2. FSV473x SSOP

Figure 13 illustrates the package details for the FSV473x. Table 18 lists the values for the dimensions shown in the illustration.



Figure 13. 24-Pin SSOP

Table	18.	Package	Dimens	ions
-------	-----	---------	--------	------

Dimension	Min	Nom	Max
A		—	1.75
A1	0.10		0.25
b	0.20		0.30
С	0.10		0.25
D		8.65 BSC	
E		6.00 BSC	
E1	3.90 BSC		
е		0.635 BSC	
L	0.40	—	1.27
L2		0.25 BSC	
q	0°		8°
aaa	0.20		
bbb	0.18		
CCC	0.10		
ddd	0.10		
<ul><li>Notes:</li><li>1. All dimensions shown are in millimeters (mm) unless otherwise noted.</li></ul>			

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-137, Variation AE.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 8. PCB Land Pattern

### 8.1. FSV473x QFN

Figure 14 illustrates the PCB land pattern details for the FSV473xGM QFN. Table 19 lists the values for the dimensions shown in the illustration.



Figure 14. PCB Land Pattern

Symbol	Millimeters	
	Min	Max
D	2.71	REF
D2	1.60	1.80
е	0.50	BSC
E	2.71	REF
E2	1.60	1.80
f	2.53 BSC	
GD	2.10	—

### Table 19. PCB Land Pattern Dimensions

Symbol	Millimeters	
	Min	Max
GE	2.10	—
W	_	0.34
Х	_	0.28
Y	0.61 REF	
ZE	_	3.31
ZD		3.31

### Notes: General

**1.** All dimensions shown are in millimeters (mm) unless otherwise noted.

- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-SM-782 guidelines.
- **4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

### Notes: Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be  $60 \ \mu m$  minimum, all the way around the pad.

### Notes: Stencil Design

- **1.** A stainless steel, laser-cut, and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- **4.** A 1.45 x 1.45 mm square aperture should be used for the center pad. This provides approximately 70% solder paste coverage on the pad, which is optimum to assure correct component stand-off.

### Notes: Card Assembly

- **1.** A No-Clean, Type-3 solder paste is recommended.
- **2.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

### 8.2. FSV473x SSOP

Figure 15 illustrates the PCB land pattern details for the FSV473x-GU SSOP. Table 20 lists the values for the dimensions shown in the illustration.



Figure 15. PCB Land Pattern

Table 20.	<b>PCB</b> Land	Pattern	Dimensions
-----------	-----------------	---------	------------

Dimension	Min	Мах
С	5.20	5.30
E	0.635	BSC
Х	0.30	0.40
Y1	1.50	1.60

General:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This land pattern design is based on the IPC-7351 guidelines.

### Solder Mask Design:

- All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
   Stencil Design:
  - **4.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
  - 5. The stencil thickness should be 0.125 mm (5 mils).
  - 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

### Card Assembly:

- 7. A No-Clean, Type-3 solder paste is recommended.
- 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 9. Top Markings

# 9.1. FSV473x Top Marking (QFN)



# 9.2. Top Marking Explanation (QFN)

Mark Method:	YAG Laser		
Line 1 Marking:	Part Number	30 = FSV4730, 31 = FSV4731, 34 = FSV4734, 35 = FSV4735.	
	Firmware Revision	60 = Firmware Revision 6.0.	
Line 2 Marking:	Die Revision	D = Revision D Die.	
	TTT = Internal Code	Internal tracking code.	
Line 3 Marking:	Circle = 0.5 mm Diameter (Bottom-Left Justified)	Pin 1 Identifier.	
	Y = Year WW = Workweek	Assigned by the Assembly House. Corresponds to the last significant digit of the year and work week of the mold date.	

### 9.3. FSV473x Top Marking (SSOP)



### 9.4. Top Marking Explanation (SSOP)

Mark Method:	YAG Laser		
Line 1 Marking:	Part Number	FSV4730 ; FSV4731 ; FSV4734 ; FSV4735	
	Die Revision	D = Revision D die.	
	Firmware Revision	60 = Firmware Revision 6.0.	
	Package Type	GU = 24-pin SSOP Pb-free package	
Line 2 Marking:	YY = Year WW = Work week TTTTTT = Manufacturing code	Assigned by the Assembly House.	



# 10. Additional Reference Resources

Contact your local sales representatives for more information or to obtain copies of the following references:

- EN55020 Compliance Test Certificate
- AN332: 47xx Programming Guide