

N-Channel MOSFET

Applications:

- Adaptor
- Charger
- .SMPS

Lead Free Package and Finish


V _{DSS}	R _{DS(ON)} (Typ.)	I _D
100V	113mΩ	14A

Features:

- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve
- Inductive Switching Curves

Ordering Information

PART NUMBER PAC		PACKAGE	BRAND
	FTD150N10N	TO-252	IPS



Absolute Maximum Ratings T_C=25[°]C unless otherwise specified

Symbol	Parameter	FTD150N10N	Units
V _{DSS}	Drain-to-Source Voltage	100	V
I _D	Continuous Drain Current	14	A
	Continuous Drain Current T _C =100 ℃	8.2	A
I _{DM}	Pulsed Drain Current (NOTE *1)	56	А
D	Power Dissipation	43.1	W
P _D	Derating Factor above 25℃	0.34	W/℃
V_{GS}	Gate-to-Source Voltage	±20	V
E _{AS}	Single Pulse Avalanche Energy(NOTE *2)	28.8	mJ
I _{AS}	Avalanche Current	7.6	A
T _L	Maximum Temperature for Soldering	300	
T _J and T _{STG}	Operating Junction and Storage Temperature Range	150, -55 to150	\mathbb{C}

Thermal Resistance

Symbol	Parameter	Max.	Units	Test Conditions
D	Junction-to-Case	2.9		Water cooled heatsink, P _D adjusted for a
$R_{\theta JC}$	Junction-to-Case	2.9	$^{\circ}$ C/W	peak junction temperature of +150℃.
$R_{\theta JA}$	Junction-to-Ambient	100		1 cubic foot chamber, free air.

Page 1 of 8

OFF Characteristics $T_C=25^{\circ}C$ unless otherwise specified

TC-20 C difference opcomed						
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	100			V	V_{GS} =0V, I_D =250 μ A
I _{DSS}	Drain-to-Source Leakage Current			. 1	μА	V _{DS} =100V, V _{GS} =0V
						T _J =25℃
				100		V_{DS} =80V, V_{GS} =0V
						T _J =125℃
I _{GSS}	Gate-to-Source Forward Leakage			+100	nΛ	V _{GS} =+20V
	Gate-to-Source Reverse Leakage			-100	nA -	V _{GS} = -20V

ON Characteristics $T_J=25^{\circ}\mathbb{C}$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R _{DS(ON)}	StaticDrain-to-Source On-Resistance		113	150	mΩ	V_{GS} =10V, I_D =4A
			135	190	mΩ	V_{GS} =4.5V, I_D =3A
$V_{GS(TH)}$	Gate Threshold Voltage	1.8	2.4	2.9	V	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$
Pulse width ≤300µs; duty cycle≤ 2%						

Dynamic Characteristics Essentially independent of operating temperature

Dynamic Characteristics — Essentially independent of operating temperature						
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R_g	Gate resistance		3.4		Ω	V_{GS} = 0V, V_{DS} =0V f =1.0MHz
C _{iss}	Input Capacitance		557			\/ 0\/\/ 25\/
C _{oss}	Output Capacitance		34.7		pF	V_{GS} = 0V, V_{DS} = 25V f =1.0MHz
C _{rss}	Reverse Transfer Capacitance		18.7			I = 1.0IVID2
Q _g (4.5V)	Total Gate Charge		5.8			
Q _g (10V)	Total Gate Charge		11.5		nC	$I_D=4A, V_{DD}=50V$
Q _{gs}	Gate-to-Source Charge		2.2		nC	
Q_{gd}	Gate-to-Drain ("Miller") Charge		2.6			

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		8.5		ns	V_{DD} =50V, I_{D} =4A, V_{GS} =10V R_{G} =3 Ω
t _{rise}	Rise Time		6.3			
t _{d(OFF)}	Turn-Off Delay Time		29.2			
t _{fall}	Fall Time		3.2			

Source-Drain Diode Characteristics Tc=25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I _S	Continuous Source Current			11	Α	
	(Body Diode)			14		T 25°
I _{SM}	Maximum Pulsed Current			56	Α	T _C =25℃
	(Body Diode)			36	A	
V_{SD}	Diode Forward Voltage			1.5	V	I_{SD} =4A, V_{GS} =0V
t _{rr}	Reverse Recovery Time		59.2		ns	I _F = I _S
Q _{rr}	Reverse Recovery Charge		108		nC	di/dt=100A/us
Pulse width ≤300µs; duty cycle ≤ 2%						

Notes:

Page 3 of 8

^{*1.} Repetitive rating; pulse width limited by maximum junction temperature.

^{*2.} L=1mH, I_D =7.6A, Start T_J =25 $^{\circ}$ C

^{*3.} di/dt \leq 100A/us, $V_{DD}\leq BV_{DS}$, Start $T_J=25$ °C





Characteristics Curve:

Figure 1.Maximum Effective Thermal Impedance, Junction-to-Case




Figure 4. Typical Output Characteristics




Figure 6. Typical Body Diode Transfer Characteristics




Figure 2 Typical Threshold Voltage vs Junction Temperature




Figure 5. Typical Transfer Characteristics




Figure 7. Typical on Resistance VS Drain Current






Figure 8. Capacitance VS Drain-to-Source Voltage




Figure 10. Breakdown Voltage VS Temperature




Figure 12. Resistance vs Gate-to-Source Voltage




Figure 9. Gate Charge VS Gate-to-Source Voltage




Figure 11. on-Resistance VS Temperature






Figure 13. Safe Operating Area





Test Circuits and Waveforms

Figure 14. Gate Charge Test Circuit



V_{DS}

| I_D

| Miller | V_C


| Region |

Figure 15. Gate Charge Waveforms

V_{GS(TH)}

Figure 16. Resistive Switching Test Circuit

Figure 17. Resistive Switching Waveforms








Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform






Figure 20. Unclamped Inductive Switching Test Circuit

Figure 21. Unclamped Inductive Switching Waveform







Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.