









General Description

The SG3525 pulse width modulator control circuit offers improved performance and lower external parts count when Implemented for controlling all types of switching power supplies. The on-chip +5.1 V reference is trimmed to ±1% and the error amplifier has an input common-mode voltage range that includes the reference voltage, thus eliminating the need for external divider resistors. A sync input to the oscillator enables multiple units to be slaved or a single unit to be synchronized to an external system clock. A wide range of deadtime can be programmed by a single resistor connected between the CT and Discharge pins. This device also features built-in soft-start circuitry, requiring only an external timing capacitor. A shutdown pin controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. The under voltage lockout inhibits the outputs and the changing of the soft-start capacitor when V CC is below nominal. The output stages are totem-pole design capable of sinking and sourcing in excess of 200 mA. The output stage of the SG3525 features NOR logic resulting in a low output for an off-state.

DIP-16



SOP-16



Features

- 8.0 V to 35 V Operation
- 5.1 V ± 1.0% Trimmed Reference
- 100 Hz to 400 kHz Oscillator Range
- Separate Oscillator Sync Pin
- Adjustable Deadtime Control
- Input Undervoltage Lockout
- Latching PWM to Prevent Multiple Pulses
- Pulse-by-Pulse Shutdown
- Dual Source/Sink Outputs: ±400 mA Peak

Ordering Information


| DEVICE | Package Type | MARKING | Packing | Packing QTY |
|------------|--------------|----------|---------|-------------|
| SG3525AN | DIP16 | SG3525AN | Tube | 1000/box |
| SG3525ADTR | SOP16 | SG3525A | Reel | 2500/reel |
| | | | | |
| | | | | |
| | | | | |







PIN CONNECTIONS






Figure 1. Representative Block Diagram







MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|---|------------------|--------------|------|
| Supply Voltage | Vcc | +40 | Vdc |
| Collector Supply Voltage | Vc | +40 | Vdc |
| Logic Inputs | | -0.3 to +5.5 | V |
| Analog Inputs | | -0.3 to VCC | V |
| Output Current, Source or Sink | lo | ±500 | mA |
| Reference Output Current | Iref | 50 | mA |
| Oscillator Charging Current | | 5.0 | mA |
| Power Dissipation TA = +25oC (Note 1) TC = +25oC (Note 2) | Pb | 1000 2000 | mW |
| Thermal Resistance, Junction-to-Air | Reja | 100 | oC/W |
| Thermal Resistance, Junction-to-Case | Rejc | 60 | oC/W |
| Operating Junction Temperature | TJ | +150 | оС |
| Storage Temperature Range | T _{stg} | -55 to +125 | оС |
| Lead Temperature (Soldering, 10 seconds) | TSolder | +300 | оС |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. Derate at 10 mW/oC for ambient temperatures above +50oC.
- 2. Derate at 16 mW/oC for case temperatures above +25oC.

RECOMMENDED OPERATING CONDITIONS

| Characteristics | Symbol | Min | Max | Unit |
|--|------------------|--------|--------------|------|
| Supply Voltage | Vcc | 8.0 | 35 | Vdc |
| Collector Supply Voltage | Vc | 4.5 | 35 | Vdc |
| Output Sink/Source Current (Steady State) (Peak) | lo | 0 0 | ±100 ±400 | mA |
| Reference Load Current | Iref | 0 | 20 | mA |
| Oscillator Frequency Range | f _{osc} | 0.1 | 400 | kHz |
| Oscillator Timing Resistor | RT | 2.0 | 150 | kΩ |
| Oscillator Timing Capacitor | Ст | 0.001 | 0.2 | uF |
| Deadtime Resistor Range | RD | 0 | 500 | Ω |
| Operating Ambient Temperature Range | TA | 0 | +70 | оС |

MAXIMUM RATINGS

Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pull-ups, either can readily accept a pull-down signal which only has to sink a maximum of 100 uA to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10 which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions: the PWM latch is immediately set providing the fastest turn-off signal to the outputs; and a 150 uA current sink begins to discharge the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, will ultimately discharge this external capacitor, recycling slow turn-on upon release.

Pin 10 should not be left floating as noise pickup could conceivably interrupt normal operation.









ELECTRICAL CHARACTERISTICS (Vcc = +20 Vdc, TA = Tlow to Thigh[Note 3], unless otherwise noted.)

| Characteristics | Symbol | Min | Тур | Max | Unit |
|---|----------------------|----------|------|----------|-------------------|
| REFERENCE SECTION | | | | | |
| Reference Output Voltage (TJ = +25oC) | Vref | 5.00 | 5.10 | 5.20 | Vdc |
| Line Regulation (+8.0 V ≤ VCC≤ +35 V) | Regline | - | 10 | 20 | mV |
| Load Regulation (0 mA ≤ lL≤ 20 mA) | Regload | - | 20 | 50 | mV |
| Temperature Stability | ΔVref/ΔT | - | 20 | - | mV |
| Total Output Variation Includes Line and Load Regulation over Temperature | ΔVref | 4.95 | - | 5.25 | Vdc |
| Short Circuit Current (Vref = 0 V,TJ = +25oC) | Isc | - | 80 | 100 | mA |
| Output Noise Voltage (10 Hz ≤ f ≤ 10 kHz, TJ = +25oC) | Vn | - | 40 | 200 | uV _{rms} |
| Long Term Stability (TJ = +125oC) (Note 4) | S | - | 20 | 50 | mV/khr |
| OSCILLATOR SECTION (Note 5, unless otherwise noted.) | | | | | |
| Initial Accuracy (TJ = +25oC) | | - | ±2.0 | ±6.0 | % |
| Frequency Stability with Voltage (+8.0 V ≤ V cc≤ +35 V) | <u>Δfosc</u> DVCC | - | ±1.0 | ±2.0 | % |
| Frequency Stability with Temperature | <u>Δfosc</u> DT | - | ±0.3 | - | % |
| Minimum Frequency (R _T = 150 kΩ, C _T = 0.2 uF) | fmin | - | 50 | - | Hz |
| Maximum Frequency (R _T = 2.0 kΩ, C _T = 1.0 nF) | f _{max} | 400 | - | - | kHz |
| Current Mirror (I _{RT} = 2.0 mA) | | 1.7 | 2.0 | 2.2 | mA |
| Clock Amplitude | | 3.0 | 3.5 | - | V |
| Clock Width (TJ = +25oC) | | 0.3 | 0.5 | 1.0 | us |
| Sync Threshold | | 1.2 | 2.0 | 2.8 | V |
| Sync Input Current (Sync Voltage = +3.5 V) | | - | 1.0 | 2.5 | mA |
| ERROR AMPLIFIER SECTION (VCM = +5.1 V) | | | | | |
| nput Offset Voltage | Vio | - | 2.0 | 10 | mV |
| nput Bias Current | lів | - | 1.0 | 10 | uA |
| nput Offset Current | lio | - | - | 1.0 | uA |
| DC Open Loop Gain (RL之 10 MΩ) | AVOL | 60 | 75 | - | dB |
| Low Level Output Voltage | Vol | - | 0.2 | 0.5 | V |
| High Level Output Voltage | Vон | 3.8 | 5.6 | - | V |
| Common Mode Rejection Ratio (+1.5 V ≤ Vcм≤ +5.2 V) | CMRR | 60 | 75 | - | dB |
| Power Supply Rejection Ratio (+8.0 V ≤ VCC≤ +35 V) | PSRR | 50 | 60 | - | dB |
| WM COMPARATOR SECTION | | | | | |
| Minimum Duty Cycle | DCmin | - | - | 0 | % |
| Maximum Duty Cycle | DC _{max} | 45 | 49 | - | % |
| Input Threshold, Zero Duty Cycle (Note 5) | Vth | 0.6 | 0.9 | <u> </u> | V |
| Input Threshold, Maximum Duty Cycle (Note 5) | Vth | - | 3.3 | 3.6 | V |
| Input Bias Current | lів | <u> </u> | 0.05 | 1.0 | uA |

T_{low} = 00 T_{high} = +70oC
 Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.
 Tested at f_{osc} = 40 kHz (R_T = 3.6 kΩ, C_T = 0.01 uF, R_D = 0 Ω).









ELECTRICAL CHARACTERISTICS (continued)

| Characteristics | Symbol | Min | Тур | Max | Unit |
|--|--------|-----|-----|-----|------|
| OFT-START SECTION | | | | | |
| Soft-Start Current (Vshutdown = 0 V) | | 25 | 50 | 80 | uA |
| Soft-Start Voltage (Vshutdown = 2.0 V) | | - | 0.4 | 0.6 | V |
| Shutdown Input Current (Vshutdown = 2.5 V) | | - | 0.4 | 1.0 | mA |

| VoL | - | 0.2 1.0 | 0.4 2.0 | V |
|----------|---------------------------------|---|---|--|
| Voн | 18 17 | 19 18 | - | V |
| VUL | 6.0 | 7.0 | 8.0 | V |
| IC(leak) | - | - | 200 | uA |
| tr | - | 100 | 600 | ns |
| tf | - | 50 | 300 | ns |
| tds | - | 0.2 | 0.5 | us |
| lcc | - | 14 | 20 | mA |
| | VOH VUL IC(leak) tr tf tds | VOH 18 17 17 VUL 6.0 IC(leak) - tr - tf - tds - | - 0.2 - 1.0 VOH 18 19 17 18 VUL 6.0 7.0 IC(leak) tr - 100 tf - 50 tds - 0.2 | - 0.2 0.4 - 1.0 2.0 VOH 18 19 - 17 18 - VUL 6.0 7.0 8.0 IC(leak) - 200 tr - 100 600 tf - 50 300 tds - 0.2 0.5 |

^{6.} Applies to SG3525 only, due to polarity of output pulses.





Figure 2. Lab Test Fixture











Figure 3. Oscillator Charge Time versus RT

Figure 4. Oscillator Discharge Time versus RD







Figure 5. Error Amplifier Open Loop Frequency Response

Figure 6. Output Saturaton Characteristics






Figure 7. Oscillator Schematic

Figure 8. Error Amplifier Schematic












Figure 9. Output Circuit (1/2 Circuit Shown)




For single-ended supplies, the driver outputs are grounded. The Vc terminal is switched to ground by the totem-pole source transistors on alternate oscillator cycles.

Figure 10. Single-Ended Supply




The low source impedance of the output drivers provides rapid charging of power FET input capacitance while minimizing external components.

Figure 12. Driving Power FETS



In conventional push-pull bipolardesigns, forward basedrive is controlled by R1-R3. Rapid turn-off times for the power devices areachieved with speed-upcapacitors C1 and C2.

Figure 11. Push-Pull Configuration



Low power transformers can be driven directly by the SG3525. Automatic reset occurs during deadtime, when both ends of the primary winding are switched to ground.

Figure 13. Driving Transformers in a Half-Bridge Configuration











Statement:

- Shenzhen xinbole electronics co., ltd. reserves the right to change the product specifications, without notice! Before placing an order, the customer needs to confirm whether the information obtained is the latest version, and verify the integrity of the relevant information.
- Any semiconductor product is liable to fail or malfunction under certain conditions, and the buyer shall be responsible for complying with safety standards in the system design and whole machine manufacturing using Shenzhen xinbole electronics co., ltd products, and take appropriate security measures to avoid the potential risk of failure may result in personal injury or property losses of the situation occurred!
- Product performance is never ending, Shenzhen xinbole electronics co., ltd will be dedicated to provide customers with better performance, better quality of integrated circuit products.