

MOSFET Silicon N-Channel MOS**1. Applications**

Synchronous rectification in SMPS,
Hard switching and High speed circuit
DC/DC in telecoms and industrial

**2. Features**



Low drain-source on-resistance: $R_{DS(on)} = 4.1\text{m}\Omega$ (typ.)
High speed power switching
Enhanced body diode dv/dt capability
Enhanced avalanche ruggedness

**Table 1 Key Performance Parameters**

Parameter	Value	Unit
$V_{DS} @ T_{j,max}$	120	V
$R_{DS(on),max}$	4.5	$\text{m}\Omega$
$Q_{g,typ}$	178.1	nC
$I_{D,pulse}$	490	A

3. Packaging and Internal Circuit

Part Name	Package	Marking
AUP045N12	TO220	AUP045N12
AUB045N12	TO263	AUB045N12



1 Maximum ratings

At $T_j = 25^\circ\text{C}$, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current at silicon ¹⁾	I_D		-	169	A	$T_C=25^\circ\text{C}$
Continuous drain current at package ¹⁾	I_D		-	152	A	$T_C=25^\circ\text{C}$
Continuous drain current at silicon ¹⁾	I_D			119	A	$T_c=100^\circ\text{C}$
Pulsed drain current ²⁾	$I_{D,\text{pulse}}$	-		490	A	$T_C=25^\circ\text{C}$
Avalanche energy, single pulse	E_{AS}	-	-	635	mJ	$T_c=25^\circ\text{C}, VDD=50\text{V}, Vgs=10\text{V}, L=0.5\text{mH}, RG=25\Omega$
Avalanche current, single pulse	I_{AR}	-	-	50.4	A	$T_c=25^\circ\text{C}, VDD=50\text{V}, L=0.5\text{mH}, RG=25\Omega$
Gate source voltage (static)	V_{GS}	-20	-	20	V	static;
Power dissipation	P_{tot}	-	-	310	W	$T_C=25^\circ\text{C}$
Storage temperature	T_{stg}	-55	-	175	°C	
Operating junction temperature	T_j	-55	-	175	°C	
Soldering Temperature	T_L			300	°C	
Distance of 1.6mm from case for 10s						

¹⁾Limited by $T_{j,\text{max}}$. Maximum Duty Cycle D = 0.50

²⁾Pulse width t_p limited by $T_{j,\text{max}}$

³⁾Identical low side and high side switch with identical R_G

2 Thermal characteristics

Table Thermal characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	-	0.48	°C/W	-
Thermal resistance, junction - ambient	R_{thJA}	-	-	62	°C/W	device on PCB, minimal footprint

Table 7 Reverse diode characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous Source Current at silicon	I_{SD}	-	-	169	A	<i>Maximum Ratings</i>
Diode forward voltage	V_{SD}	-	-	1.2	V	$V_{GS}=0V, I_s=1A, T_j=25^\circ C$
Reverse recovery time	t_{rr}	-	117.7	-	ns	$V_{GS}=0V, I_F=50A, dI_F/dt=100A/\mu s$
Reverse recovery charge	Q_{rr}	-	433.8	-	nC	$V_{GS}=0V, I_F=50A, dI_F/dt=100A/\mu s$
Peak Reverse Recovery Current	I_{rrm}	-	5.48	-	A	$V_{GS}=0V, I_F=50A, dI_F/dt=100A/\mu s$

4 Electrical characteristics diagram

Diagram 1: Typ. Output characteristics


 $I_D=f(V_{DS})$; $T=25\text{ }^\circ\text{C}$; parameter: V_{GS}

Diagram 2: Typ. Transfer characteristics


 $I_D=f(V_{GS})$; parameter: T_j

Diagram 3: Typ. Rdson vs. Drain Current


 $R_{ds(on)}=f(I_D)$; $V_{GS}=10\text{V}$

Diagram 4: Typ. Rdson – Junction Temperature


 $R_{ds(on)}=f(T_j)$; $V_{GS}=10\text{V}$ // $I_D=40\text{A}$

Diagram 5: Typ. Body-Diode Characteristics


 $I_s=f(V_{DS})$; parameter: T_j

Diagram 6: Typ. Capacitance vs. Vds


 $C=f(V_{DS})$; $V_{GS}=0\text{V}$; $f=1\text{MHz}$

Diagram 7: Typ. Power Dissipation


 $P_{\text{tot}}=f(T_C);$

Diagram 8: Typ. Drain Current De-rating


 $I_D=f(T_C);$

Diagram 9: Typ. Gate charge


 $V_{GS}=f(Q_{\text{gate}}); I_D=20\text{A pulsed}; \text{parameter: } V_{DD}$

Diagram 10: Typ. Maximum Safe Operating Area



 $I_D=f(V_{DS}); T_C=25^{\circ}\text{C}; V_{GS}>7\text{V}; D=0; \text{parameter tp}$

Figure 11 Normalized Maximum Transient Thermal Impedance



5. Test Circuits

Table 8 Diode characteristics



Test circuit for diode characteristics	Diode recovery waveform
 $R_{G1} = R_{G2}$	

Table 9 Switching times






Switching times test circuit for inductive load	Switching times waveform
	

Table 10 Unclamped inductive load

Unclamped inductive load test circuit	Unclamped inductive waveform
	

6. Package Outlines



UNIT	A	B	C	D	E	F	G	W	H	H1	L	L1	Q	P	P1
mm	1.5	1.5	0.5	2.60	1.6	0.94	2.54	10.5	4.8	2.9	16.5	8.7	8°	7.6	8.2
	1.1	1.1	0.3	2.15	1.1	0.68	TYP	9.6	4.4	2.5	14.5	8.2	MAX	7.1	7.4

Figure1: Outline PG-T0263(HC)




Figure2: Outline PG-T0220(HT)

Revision History

Revision	Date	Subjects (major changes since last revision)
1.0	2023-06-15	Preliminary version
1.1	2023-07-06	Added test circuits