

MOSFET Silicon N-Channel MOS**1. Applications**

Boost PFC switch, Half bridge or Asymmetric half bridge or Series resonance half bridge and full bridge topologies.

Server power, Telecom power, EV charging, Solar inverter, UPS Application.

**2. Features**

Low drain-source on-resistance: $R_{DS(ON)} = 0.105\Omega$ (typ.)

Easy to control Gate switching



Enhancement mode: $V_{th} = 3$ to 5 V

**Table 1 Key Performance Parameters**

Parameter	Value	Unit
V_{DS} @ $T_{j,max}$	700	V
$R_{DS(on),max}$	120	mΩ
$Q_{g,typ}$	55.4	nC
$I_{D,pulse}$	90	A
Body diode dv/dt	50	V/ns

3. Packaging and Internal Circuit

Part Name	Package	Marking
ASW65R120EFD	TO247	ASW65R120EFD
ASA65R120EFD	TO220F	ASA65R120EFD
ASR65R120EFD	TOLL-8L	ASR65R120EFD



Released

1 Maximum ratings

at $T_j = 25^\circ\text{C}$, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current ¹⁾	I_D		-	30	A	$T_c=25^\circ\text{C}$
Pulsed drain current ²⁾	$I_{D,\text{pulse}}$	-	-	90	A	$T_c=25^\circ\text{C}$
Avalanche energy, single pulse	E_{AS}	-	-	1216	mJ	$T_c=25^\circ\text{C}, VDD=50\text{V}, L=10\text{mH}, RG=25\Omega$
Avalanche current, single pulse	I_{AR}	-	-	10.9	A	$T_c=25^\circ\text{C}, VDD=50\text{V}, L=10\text{mH}, RG=25\Omega$
MOSFET dv/dt ruggedness	dv/dt	-	-	36.2	V/ns	$V_{DS}=0\dots 400\text{V}$
Gate source voltage (static)	V_{GS}	-20	-	20	V	static;
Gate source voltage (dynamic)	V_{GS}	-30	-	30	V	AC ($f > 1 \text{ Hz}$)
Power dissipation(TO247)	P_{tot}	-	-	277.8	W	$T_c=25^\circ\text{C}$
Power dissipation (TO220F)	P_{tot}	-	-	36.5	W	$T_c=25^\circ\text{C}$
Storage temperature	T_{stg}	-55	-	150	°C	
Operating junction temperature	T_j	-55	-	150	°C	
Soldering Temperature	T_L			260	°C	
Distance of 1.6mm from case for 10s						
Reverse diode dv/dt ³⁾	dv/dt	-	-	50	V/ns	$V_{DS}=0\dots 400\text{V}, I_{SD} \leq I_D, T_j=25^\circ\text{C}$ see table 8

Released

¹⁾Limited by $T_{j,\text{max}}$. Maximum Duty Cycle D = 0.50

²⁾Pulse width t_p limited by $T_{j,\text{max}}$

³⁾Identical low side and high side switch with identical R_G

2 Thermal characteristics

Table 3 Thermal characteristics (TO220F)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	-	3.4	°C/W	-
Thermal resistance, junction - ambient	R_{thJA}	-	-	62	°C/W	device on PCB, minimal footprint

Thermal characteristics(TO247)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	-	0.45	°C/W	-
Thermal resistance, junction - ambient	R_{thJA}	-	-	57	°C/W	device on PCB, minimal footprint

Released

3 Electrical characteristics

at $T_j=25^\circ\text{C}$, unless otherwise specified

Table 4 Static characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(\text{BR})\text{DSS}}$	655	-	-	V	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$
Gate threshold voltage	$V_{(\text{GS})\text{th}}$	3		5	V	$V_{\text{DS}}=V_{\text{GS}}$, $I_D=250\mu\text{A}$
Zero gate voltage drain current	I_{DSS}	-	-	2	μA	$V_{\text{DS}}=650\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_j=25^\circ\text{C}$
Gate-source leakage current	I_{GSS}	-	-	100	nA	$V_{\text{GS}}=30\text{V}$, $V_{\text{DS}}=0\text{V}$
Drain-source on-state resistance	$R_{\text{DS}(\text{on})}$	-	0.105	0.120	Ω	$V_{\text{GS}}=10\text{V}$, $I_D=14\text{A}$, $T_j=25^\circ\text{C}$
Gate resistance (Intrinsic)	R_G	-	12.6	-	Ω	$f=1\text{MHz}$, open drain

Table 5 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	2657	-	pF	$V_{\text{GS}}=0\text{V}$, $V_{\text{DS}}=100\text{V}$, $f=1\text{MHz}$
Output capacitance	C_{oss}	-	89	-	pF	$V_{\text{GS}}=0\text{V}$, $V_{\text{DS}}=100\text{V}$, $f=1\text{MHz}$
Reverse transfer capacitance	C_{rss}	-	2	-	pF	$V_{\text{GS}}=0\text{V}$, $V_{\text{DS}}=100\text{V}$, $f=1\text{MHz}$
Turn-on delay time	$t_{\text{d}(\text{on})}$	-	29.6	-	ns	$V_{\text{DD}}=400\text{V}$, $V_{\text{GS}}=10\text{V}$, $I_D=19\text{A}$, $R_G=2\Omega$; see table 9
Rise time	t_r	-	31.3	-	ns	$V_{\text{DD}}=400\text{V}$, $V_{\text{GS}}=10\text{V}$, $I_D=19\text{A}$, $R_G=2\Omega$; see table 9
Turn-off delay time	$t_{\text{d}(\text{off})}$	-	94.6	-	ns	$V_{\text{DD}}=400\text{V}$, $V_{\text{GS}}=10\text{V}$, $I_D=19\text{A}$, $R_G=2\Omega$; see table 9
Fall time	t_f	-	9.1	-	ns	$V_{\text{DD}}=400\text{V}$, $V_{\text{GS}}=10\text{V}$, $I_D=19\text{A}$, $R_G=2\Omega$; see table 9

Table 6 Gate charge characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	15	-	nC	$V_{\text{DD}}=400\text{V}$, $I_D=19\text{A}$, $V_{\text{GS}}=0$ to 10V
Gate to drain charge	Q_{gd}	-	20.2	-	nC	$V_{\text{DD}}=400\text{V}$, $I_D=19\text{A}$, $V_{\text{GS}}=0$ to 10V
Gate charge total	Q_g	-	55.4	-	nC	$V_{\text{DD}}=400\text{V}$, $I_D=19\text{A}$, $V_{\text{GS}}=0$ to 10V
Gate plateau voltage	V_{plateau}	-	5.9	-	V	$V_{\text{DD}}=400\text{V}$, $I_D=19\text{A}$, $V_{\text{GS}}=0$ to 10V



Released

Table 7 Reverse diode characteristics





Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Diode forward voltage	V_{SD}	-	0.67	-	V	$V_{GS}=0V$, $I_F=1A$, $T_j=25^\circ C$
Reverse recovery time	t_{rr}	-	136.7	-	ns	$V_R=400V$, $I_F=17A$, $dI_F/dt=100A/\mu s$; see table 8
Reverse recovery charge	Q_{rr}	-	0.741	-	uC	$V_R=400V$, $I_F=17A$, $dI_F/dt=100A/\mu s$; see table 8
Peak reverse recovery current	I_{rrm}	-	10.28	-	A	$V_R=400V$, $I_F=17A$, $dI_F/dt=100A/\mu s$; see table 8

Released





4 Electrical characteristics diagram



Released

Diagram 5: Drain-source breakdown voltage

Diagram 6: Typ. capacitances

 $V_{BR(DSS)}=f(T_j); I_D=1\text{mA}$
 $C=f(V_{DS}); V_{GS}=0\text{V}; f=1\text{MHz}$
Diagram 7: Typ. On-Resistance vs. Junction Temperature

Diagram 8: Safe operating area Tc=25 °C,

 $R_{DS(on)}=f(T_j); V_{GS}=10\text{V}/I_D=14\text{A}$
 $I_D=f(V_{DS}); T_c=25\text{ }^{\circ}\text{C}; V_{GS}>7\text{V}; D=0; \text{parameter tp}$

Released

Diagram 9: Typ. Power Dissipation

Diagram 10: Max. transient thermal impedance

 $P_{tot}=f(T_C)$
 $Z_{thJC}=f(t_p); \text{ parameter: } D=t_p/T$
Diagram 11: Forward characteristics of reverse diode

Diagram 12: Typ. Drain-source on-state resistance

 $I_f=f(V_{DS}); \text{ parameter: } T_j$
 $R_{ds(on)}=f(T_j); T_j=25C, \text{ Parameter : } V_{GS}$

Released

5 Test Circuits

Table 8 Diode characteristics

Test circuit for diode characteristics	Diode recovery waveform
 $R_{G1} = R_{G2}$	


Table 9 Switching times

Switching times test circuit for inductive load	Switching times waveform

Table 10 Unclamped inductive load

Unclamped inductive load test circuit	Unclamped inductive waveform


6 Package Outlines



Symbol	单位 mm		
	Min	Nom	Max
A	4.8	5.00	5.20
A1	3.3	3.5	3.7
A2	2.20	2.40	2.60
b	1.00	1.2	1.40
b1	2.90	3.10	3.30
b2	1.90	2.10	2.30
c	0.50	0.60	0.70
e	5.25	5.45	5.65
E	15.2	15.7	16.2
E1	10.2	10.7	11.2
H	20.8	21	21.2
H1	19.5	20.0	20.5
H2	4.00	4.20	4.40
G	5.60	5.80	600
ΦP	3.50	3.70	3.90

Figure1: Outline PG-T0247(CD&HT)

Released



项目	规范(mm)	
	MIN	MAX
A	9.70	10.30
B	15.50	16.10
B1	8.99	9.39
C	4.40	4.80
C1	2.15	2.55
D	2.50	2.90
E	0.70	0.90
F	0.40	0.60
G	1.12	1.42
H	3.40	3.80
L	12.6	13.6
N	2.34	2.74
Q	3.15	3.55
ΦP	3.00	3.30

Figure2: Outline PG-T0220F(HT)

Released




Figure3: Outline PG-TOLL(JQ)

Released

Revision History

Revision	Date	Subjects (major changes since last revision)
1.0	2020-09-15	Release version
1.1	2022-06-18	Updated TO247 POD to CD
1.2	2022-12-23	Updated Ciss/Coss/Crss&Trr/Qrr/Irrm, and added electrical characteristics diagram
1.3	2023-04-26	Added TO220F package
1.4	2023-08-22	Added TOLL-8L package

Released