## General Description

The MAX25232 is a small, synchronous buck converter with integrated high-side and low-side switches. The device is designed to deliver up to 3 A with 3.5 V to 36 V input voltages while using only $3.5 \mu \mathrm{~A}$ quiescent current at no load.
The device provides an accurate output voltage of $\pm 2 \%$ in FPWM mode within the normal 6 V to 18 V operation input range. With 65ns minimum on-time capability, the converter is capable of large input-to-output conversion ratios. Voltage quality can be monitored by observing the PGOOD signal. The device can operate in dropout by running at $99 \%$ duty cycle, making it ideal for automotive and industrial applications. The IC comes in fixed output voltage and adjustable output voltage (MAX25232ATCF and MAX25232ATCG only) options. For MAX25232ATCF and MAX25232ATCG, output voltage can be set between 3 V and 10 V using an external resistor-divider. Frequency is internally fixed at 2.1 MHz , which allows for small external components and reduced output ripple, and guarantees no AM interference. A 400 kHz option is also offered to provide minimum switching losses and maximum efficiency. The device automatically enters skip mode at light loads with ultra-low $3.5 \mu \mathrm{~A}$ quiescent current at no load. The device offers pin-enabled spread-spectrum-frequency modulation designed to minimize EMI-radiated emissions due to the modulation frequency.
The MAX25232 variants are available in a small (3mm x 3 mm ) 12-pin TDFN package with an exposed pad, and requires very few external components.

## Applications

- Automotive
- Industrial
- High-Voltage DC-DC Converters


## Benefits and Features

- Synchronous DC-DC Converter with Integrated FETs
- MAX25232ATCA/ATCB/ATCG/ATCH = 2.5A IOUT
- MAX25232ATCD/ATCE/ATCF = 3A IOUT
- $3.5 \mu \mathrm{~A}$ Quiescent Current in Standby Mode
- Small Solution Size Saves Space
- 65ns Minimum On-Time
- 2.1 MHz or 400 kHz Operating Frequency
- Fixed $5 \mathrm{~V} / 3.3 \mathrm{~V}$ Output Voltage with $\pm 2 \%$ Output Accuracy in FPWM Mode (5V/3.3V)
- Other Fixed VOUT Options Between 3V-5.5V (in 50 mV steps) Available for Precise Output Voltage Setting
- External Resistor Divider Options to Adjust the Output Voltage Between 3V and 10V
- Fixed 3.5 ms Internal Soft-Start
- Innovative Current-Mode-Control Architecture Minimizes Total Board Space and BOM Count
- PGOOD Output and High-Voltage EN Input Simplify Power Sequencing
- Protection Features and Operating Range Ideal for Automotive Applications
- 3.5 V to 36 V Operating $\mathrm{V}_{\mathrm{IN}}$ Range
- 40 V Load-Dump Protection
- 99\% Duty-Cycle Operation with Low Dropout
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Automotive Temperature Range
- AEC-Q100 Qualified


## Ordering Information appears at end of data sheet.

## Simplified Block Diagram



## Absolute Maximum Ratings

 device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

## 12 TDFN

| Package Code | TD1233+2C |
| :--- | :--- |
| Outline Number | $\underline{21-0664}$ |
| Land Pattern Number | $\underline{90-0397}$ |
| THERMAL RESISTANCE, FOUR-LAYER BOARD | $41^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $9^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case Thermal Resistance $\left(\theta_{\mathrm{JC}}\right)$ |  |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/ thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\text {EN }}, \mathrm{V}_{\text {SUP }}=14 \mathrm{~V}, \mathrm{~V}_{\text {SYNC }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+150^{\circ} \mathrm{C}$, unless otherwise noted. (Notes 2 and 5) $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage Range | $\mathrm{V}_{\text {SUP }}$ |  |  | 3.5 |  | 36 | V |
|  |  | After Start-Up |  | 3 |  | 36 |  |
|  |  | t < 1s |  |  |  | 40 |  |
| Supply Current | ISUP | $\mathrm{V}_{\mathrm{EN}}=$ low |  |  | 1 | 5 | $\mu \mathrm{A}$ |
|  |  | MAX25232ATCB, | No load, no switching |  | 3.5 | 8 |  |
|  |  |  | No load (Note 3) |  | 4.5 |  |  |
|  |  | MAX25232ATCA, MAX25232ATCD, | No load, no switching |  | 6 | 10 |  |
|  |  | MAX25232ATCH | No load (Note 3) |  | 7.5 |  |  |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\mathrm{EN}}, \mathrm{V}_{\text {SUP }}=14 \mathrm{~V}, \mathrm{~V}_{\text {SYNC }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+150^{\circ} \mathrm{C}$, unless otherwise noted. (Notes 2 and 5) $)$


## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\text {EN }}, \mathrm{V}_{\text {SUP }}=14 \mathrm{~V}, \mathrm{~V}_{\text {SYNC }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+150^{\circ} \mathrm{C}$, unless otherwise noted. (Notes 2 and 5) $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PGOOD |  |  |  |  |  |  |  |
| PGOOD Threshold, Rising | $\mathrm{V}_{\text {THR,PGD }}$ | Vout rising |  | 91 | 93 | 95 | \% |
| PGOOD Threshold, Falling | $\mathrm{V}_{\text {THF,PGD }}$ | Vout falling |  | 90 | 92 | 94 | \% |
| PGOOD Debounce Time | $t_{\text {deeb }}$ | MAX25232ATCA, MAX25232ATCB, MAX25232ATCG, MAX25232ATCH | PWM mode |  | 60 |  | $\mu \mathrm{s}$ |
|  |  |  | Skip mode |  | 90 |  |  |
|  |  | MAX25232ATCD, MAX25232ATCE, MAX25232ATCF | PWM mode |  | 80 |  |  |
|  |  |  | Skip mode |  | 110 |  |  |
| PGOOD High-Leakage Current | ILEAK, PGD | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| PGOOD Low Level | V ${ }_{\text {OUt,PGD }}$ | Sinking 1mA |  |  |  | 0.4 | V |
| LOGIC LEVELS |  |  |  |  |  |  |  |
| EN Level, High | $\mathrm{V}_{\mathrm{IH}, \mathrm{EN}}$ |  |  | 2.4 |  |  | V |
| EN Level, Low | $\mathrm{V}_{\text {IL,EN }}$ |  |  |  |  | 0.6 | V |
| EN Input Current | IIN,EN | $V_{E N}=V_{\text {SUP }}=14 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| External Input Clock Frequency | FSYNC | MAX25232ATCA, MAX25232ATCB, MAX25232ATCG, MAX25232ATCH |  | 1.7 |  | 2.6 | MHz |
|  |  | MAX25232ATCD, MAX25232ATCE, MAX25232ATCF |  | 325 |  | 500 | kHz |
| SYNC Threshold, High | $\mathrm{V}_{\mathrm{IH}, \mathrm{SYNC}}$ |  |  | 1.4 |  |  | V |
| SYNC Threshold, Low | VIL,SYNC |  |  |  |  | 0.4 | V |
| SYNC Internal Pulldown | RPD,MODE |  |  |  | 1000 |  | k $\Omega$ |
| SPS Threshold, High | $\mathrm{V}_{1 \mathrm{IH}, \mathrm{SPS}}$ |  |  | 1.4 |  |  | V |
| SPS Threshold, Low | $\mathrm{V}_{\text {IL, SPS }}$ |  |  |  |  | 0.4 | V |
| SPS Internal Pulldown |  |  |  |  | 1000 |  | k $\Omega$ |
| THERMAL PROTECTION |  |  |  |  |  |  |  |
| Thermal Shutdown | TSHDN | (Note 3) |  |  | 175 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Hysteresis | TSHDN.HYS | (Note 3) |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

Note 2: Limits are $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over the operating temperature range and relevant supply voltage are guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 3: Guaranteed by design; not production tested.
Note 4: Soft-start time is measured as the time taken from EN going high to PGOOD going high.
Note 5: The device is designed for continuous operation up to $T_{J}=+125^{\circ} \mathrm{C}$ for 95,000 hours and $T_{J}=+150^{\circ} \mathrm{C}$ for 5,000 hours.

## Typical Operating Characteristics

$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\mathrm{EN}}=+14 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


SHUTDOWN SUPPLY CURRENT vs. INPUT VOLTAGE ( 5 V бut 2.1 MHz )



EFFICIENCY vs. LOAD
( $\mathrm{fsw}=400 \mathrm{kHz}$ )




QUIESCENT SUPPLY CURRENT vs. INPUT VOLTAGE




## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\mathrm{EN}}=+14 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


36V, 3A Mini Buck Converters with $3.5 \mu \mathrm{~A} \mathrm{I}_{\mathrm{Q}}$

## Typical Operating Characteristics (continued)

( $\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\mathrm{EN}}=+14 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Pin Configuration

MAX25232
$\square$

## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | SPS | Spread-Spectrum Enable. Connect logic-high to enable spread spectrum of internal oscillator, or <br> logic-low to disable spread spectrum. This pin has a 1M 2 internal pulldown. |

Pin Description (continued)

| PIN | NAME |  |
| :---: | :---: | :--- |
| 2 | EN | High-Voltage-Compatible Enable Input. If this pin is low, the part is off. |
| 3 | BST | Bootstrap Pin for HS Driver. It is recommended to use 0.1 $\mu$ F from BST to LX. |
| 4 | SUP | Supply Input. Connect a 4.7 $\mu$ F ceramic capacitor from SUP to PGND. |
| 5 | LX | Buck Switching Node. Connect inductor between LX and OUT. See the Inductor Selection section. <br> If the part is off, this node is high impedance. |
| 6 | PGND | Power Ground. Ground return path for all high-current/high-frequency noisy signals. |
| 7 | AGND | Analog Ground. Ground return path for all 'quiet' signals. |
| 8 | FB | Connect this pin to BIAS for fixed output voltage options. For MAX25232ATCF and <br> MAX25232ATCG, use it as a FB pin to set the output voltage. |
| 9 | OUT | Buck Regulator Output-Voltage-Sense Input. Bypass OUT to PGND with ceramic capacitors. |
| 10 | BIAS | 5V Internal Bias Supply. Connect a 1 $\mu \mathrm{F}$ (min) ceramic capacitor to AGND. |
| 11 | SYNC | Sync Input. If connected to ground or open, skip-mode operation is enabled under light loads; if <br> connected to BIAS, forced-PWM mode is enabled. This pin has a 1M internal pulldown. |
| 12 | PGOOD | Open-Drain Reset Output. External pullup required. |
| - | EP | Exposed Pad. EP must be connected to ground plane on PCB, but is not a current-carrying path <br> and is only needed for thermal transfer. |

## Detailed Description

The MAX25232 family of small, current-mode-controlled buck converters features synchronous rectification and requires no external compensation network. The devices are designed for 3A output current and can stay in dropout by running at $99 \%$ duty cycle. Each device provides an accurate output voltage of $\pm 2 \%$ in FPWM mode within the 6 V to 18 V input range. Voltage quality can be monitored by observing the PGOOD signal. The devices operate at 2.1 MHz (typ) frequency, which allows for small external components, reduced output ripple, and guarantees no AM band interference. The devices are also available at 400 kHz (typ) for minimum switching losses and maximum efficiency.
Each device features an ultra-low $3.5 \mu \mathrm{~A}$ (typ) quiescent supply current in standby mode. The device enters standby mode automatically at light loads if the high-side FET (HSFET) does not turn on for eight consecutive clock cycles. The devices operate from a 3.5 V to 36 V supply voltage and can tolerate transients up to 40 V , making them ideal for automotive applications. The devices are available in factory-trimmed output voltages (5V, 3.3V). MAX25232ATCF and MAX25232ATCG configuration can be used to program output voltage between 3 V and 10 V using an external resistordivider. For fixed-output voltages outside of 3.3 V and 5 V , contact factory for availability.

## Enable Input (EN)

Each device is activated by driving EN high. EN is compatible from a 3.3 V logic level to automotive battery levels. EN can be controlled by microcontrollers and automotive KEY or CAN inhibit signals. The EN input has no internal pullup/ pulldown current to minimize the overall quiescent supply current. To realize a programmable undervoltage-lockout level, use a resistor-divider from SUP to EN to AGND.

## Bias/UVLO

Each device features undervoltage lockout. When the device is enabled, an internal bias generator turns on. LX begins switching after $\mathrm{V}_{\text {BIAS }}$ has exceeded the internal undervoltage-lockout level, $\mathrm{V}_{\mathrm{UVLO}}=2.73 \mathrm{~V}$ (typ).

## Soft-Start

Each device features an internal soft-start timer. The output voltage soft-start time is 3.5 ms (typ), which includes the delay in PGOOD. If a short circuit or undervoltage is encountered after the soft-start timer has expired, the device is disabled for 7 ms (typ) and then reattempts soft-start again. This pattern repeats until the short circuit has been removed.

## Oscillator/Synchronization and Efficiency (SYNC)

Each device has an on-chip oscillator that provides a 2.1 MHz (typ) or 400 kHz (typ) switching frequency. There are two operation modes, depending on the condition of SYNC. If SYNC is unconnected or at AGND, the device operates in highly efficient pulse-skipping mode. If SYNC is connected to BIAS or has a clock applied to it, the device is in forcedPWM mode (FPWM). The device can be switched during operation between FPWM mode and skip mode by switching SYNC.

## Skip-Mode Operation

The devices enter skip mode when the SYNC pin is connected to ground or is unconnected and the peak load current is $<600 \mathrm{~mA}$ (typ). In this mode, the HSFET is turned on until the inductor current ramps up to 600 mA (typ) peak value and the internal feedback voltage is above the regulation voltage (1.0V, typ). At this point, both the HSFETs and low-side FETs (LSFETs) are turned off. Depending on the choice of the output capacitor and the load current, the HSFET turns on when OUT (valley) drops below the 1.0 V (typ) feedback voltage. When the device is in skip mode, the internal highvoltage LDO is turned off to save current. $\mathrm{V}_{\text {BIAS }}$ is supplied by the output after the soft start is completed.

## Achieving High Efficiency at Light Loads

Each device operates with very low-quiescent current at light loads to enhance efficiency and conserve battery life. When the device enters skip mode, the output current is monitored to adjust the quiescent current. The lowest quiescent-current standby mode is only available for factory-trimmed devices between 3.0 V and 5.5 V output voltages. When the output current is < approximately 5 mA , the device operates in the lowest quiescent-current mode, also called standby mode. In
this mode, the majority of the internal circuitry (excluding that necessary to maintain regulation) in the device is turned off to save current. Under no load and with skip mode enabled, the device typically draws $3.5 \mu \mathrm{~A}$ for the 3.3 V parts, and $6 \mu \mathrm{~A}$ for the 5.0 V parts. For load currents $>5 \mathrm{~mA}$, the device enters normal skip mode and still maintains very high efficiency.

## Output-Voltage Overshoot Protection

In dropout, the output voltage closely follows the input voltage, but is below the regulation point. The device runs at maximum duty cycle to satisfy the loop, and the internal error-amplifier output is railed high. When the input voltage rises above the output, the device comes out of dropout, but the internal error-amplifier output takes some time to get back to steady state. This causes an overshoot in the output voltage. To limit this overshoot, the device clamps the output of the error amplifier while coming out of dropout, causing it to discharge faster and limiting the output-voltage overshoot. The actual value of the overshoot depends on the output capacitor, inductor, and load.

## Controlled EMI with Forced-Fixed Frequency

In FPWM mode, the device attempts to operate at a constant switching frequency for all load currents. For tightest frequency control, apply the operating frequency to SYNC. The advantage of FPWM is a constant switching frequency, which improves EMI performance; the disadvantage is that considerable current can be thrown away. If the load current during a switching cycle is less than the current flowing through the inductor, the excess current is diverted to AGND.

## Extended Input Voltage Range

In some cases, the device is forced to deviate from its operating frequency, independent of the state of SYNC. At high input voltages above 18 V (especially for 2.1 MHz operation), the required on-time to regulate its output voltage may be smaller than the minimum on-time (65ns, typ). In this event, the device is forced to lower its switching frequency by skipping pulses. If the input voltage is reduced and the device approaches dropout, it continuously tries to turn on the HSFET. To maintain gate charge on the HSFET, the BST capacitor must be periodically recharged. To ensure proper charge on the BST capacitor when in dropout, the HSFET is turned off every $20 \mu \mathrm{~s}$ and the LSFET is turned on for approximately 200 ns . This gives an effective duty cycle of $>99 \%$, and a switching frequency of 50 kHz when in dropout.

## Spread-Spectrum Option

Each device has an optional spread spectrum enabled by the SPS pin. If SPS is pulled high, the internal operating frequency varies by $\pm 3 \%$ relative to the internally generated 2.1 MHz (typ) operating frequency. Spread spectrum is offered to improve EMI performance of the device. The internal spread spectrum does not interfere with the external clock applied on the SYNC pin. It is active only when the device is running with an internally generated switching frequency.

## Power-Good (PGOOD)

Each device features an open-drain power-good output. PGOOD is an active-high output that pulls low when the output voltage is below $92 \%$ (typ) of its nominal value. PGOOD is high impedance when the output voltage is above $93 \%$ (typ) of its nominal value. Connect a $20 \mathrm{k} \Omega$ (typ) pullup resistor to an external supply, or to the on-chip BIAS output.

## Overcurrent Protection

Each device limits the peak output current to 3.5 A (typ) for 2.1 MHz switching frequency parts and 4.7 A (typ) for the 400 kHz switching frequency parts. The accuracy of the current limit is $\pm 12 \%$, making selection of external components very easy. To protect against short-circuit events, the device shuts off when OUT is below $50 \%$ of $\mathrm{V}_{\text {OUT }}$ and an overcurrent event is detected. The device attempts a soft-start restart every 7 ms and stays off if the short circuit has not been removed. When the current limit is no longer present, it reaches the output voltage by following the normal soft-start sequence. If the device's die reaches the thermal limit of $175^{\circ} \mathrm{C}$ (typ) during the current-limit event, it immediately shuts off.

## Thermal-Overload Protection

Each device features thermal-overload protection. The device turns off when the junction temperature exceeds $+175^{\circ} \mathrm{C}$ (typ). Once the device cools by $15^{\circ} \mathrm{C}$ (typ), it turns back on with a soft-start sequence.

## Applications Information

## Setting the Output Voltage

MAX25232 comes with fixed $\mathrm{V}_{\text {OUT }}$ options (set internally) of 5 V and 3.3 V . For setting the output voltage between 3 V - 10V externally using resistor-dividers, chose MAX25232ATCF and MAX25232ATCG. Connect a resistor-divider from output (OUT) to FB to AGND (see Figure 1). Select $R_{\text {FB2 }}$ (FB to AGND resistor) $\leq 500 \mathrm{k} \Omega$. Calculate $\mathrm{R}_{\mathrm{FB} 1}$ (OUT to FB resistor) with the following equation:
$R_{\mathrm{FB} 1}=R_{\mathrm{FB} 2}\left[\left[\frac{v_{\mathrm{OUT}}}{v_{\mathrm{FB}}}\right]-1\right]$
where $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ (see Electrical Characteristics).
Other fixed-output voltage options (set internally) between $3 \mathrm{~V}-5.5 \mathrm{~V}$ in 50 mV steps are also available. Contact the factory if your application requires fixed output voltage in this range.


Figure 1. Setting the Output Voltage with External Resistor-Dividers

## Input Capacitor

A $4.7 \mu \mathrm{~F}$ low-ESR ceramic input capacitor is recommended for proper device operation. This value can be adjusted based on application input-voltage-ripple requirements.
The discontinuous input current of the buck converter causes large input-ripple current. Switching frequency, peak inductor current, and the allowable peak-to-peak input-voltage ripple dictate the input-capacitance requirement. Increasing the switching frequency or the inductor value lowers the peak-to-average current ratio, yielding a lower inputcapacitance requirement. The input ripple is mainly comprised of $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta \mathrm{V}_{\mathrm{ESR}}$ (caused by the ESR of the input capacitor). The total voltage ripple is the sum of $\Delta \mathrm{V}_{\mathrm{Q}}$ and $\Delta \mathrm{V}_{\mathrm{ESR}}$. Assume that inputvoltage ripple from the ESR and the capacitor discharge is equal to $50 \%$ each. The following equations show the ESR and capacitor requirement for a target voltage ripple at the input:

## Equation 1:

$\mathrm{ESR}=\frac{\Delta V_{\mathrm{ESR}}}{I_{\mathrm{OUT}}+\left(\Delta I_{P-P} / 2\right)}$
$C_{\mathrm{IN}}=\frac{{ }^{\mathrm{OUT}^{\prime} \times D(1-D)}}{\Delta V_{Q} \times \times f_{\mathrm{SW}}}$
where:
$\Delta I_{P-P}=\frac{\left(V_{\mathrm{IN}}-V_{\mathrm{OUT}}\right) \times V_{\mathrm{OUT}}}{V_{\mathrm{IN}} \times f_{\mathrm{SW}} \times L}$
and:
$D=\frac{V_{\text {OUT }}}{V_{\text {IN }}}$
where $\mathrm{I}_{\text {OUT }}$ is the output current, D is the duty cycle, and $\mathrm{f}_{\mathrm{SW}}$ is the switching frequency. Use additional input capacitance at lower input voltages to avoid possible undershoot below the UVLO threshold during transient loading.

## Inductor Selection

See Table 1 for inductor selection. The nominal standard value selected should be within $\pm 50 \%$ of the specified inductance. The specified values applies to all output voltage settings.

## Table 1. Inductor Selection

| PART | INDUCTANCE $(\boldsymbol{\mu H})$ |
| :--- | :--- |
| For $\mathrm{fSW}=2.1 \mathrm{MHz}$ | 2.2 |
| For $\mathrm{fSW}^{2}=400 \mathrm{kHz}$ | 10 |

## Output Capacitor

For optimal phase margin (> 60 degrees, typ), the recommended output capacitances are shown in Table 2. Recommended values are the actual capacitances after voltage derating is taken into account.
If a lower output capacitance is required, contact the factory for recommendations. Additional output capacitance may be needed based on application-specific output-voltage-ripple requirements. The specified values applies to all output voltage settings.
Table 2. Output-Capacitance Selection

| PART | OUTPUT CAPACITANCE $(\boldsymbol{\mu F})$ |
| :--- | :--- |
| For $\mathrm{f}_{\mathrm{SW}}=2.1 \mathrm{MHz}$ | 30 |
| For $\mathrm{f}_{\mathrm{SW}}=400 \mathrm{kHz}$ | 44 |

The allowable output-voltage ripple and the maximum deviation of the output voltage during step-load currents determine the output capacitance and its ESR. The output ripple comprises $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\triangle \mathrm{VESR}$ (caused by the ESR of the output capacitor). Use low-ESR ceramic or aluminum electrolytic capacitors at the output. For aluminum electrolytic capacitors, the entire output ripple is contributed by $\Delta \mathrm{V}_{\mathrm{ESR}}$. Use Equation 2 to calculate the ESR requirement and choose the capacitor accordingly. If using ceramic capacitors, assume the contribution to the output ripple voltage from the ESR and the capacitor discharge to be equal. The following equations show the output capacitance and ESR requirement for a specified output-voltage ripple.

## Equation 2:

$E S R=\frac{\Delta V_{E S R}}{\Delta I_{P-P}}$
$C_{\text {OUT }}=\frac{\Delta I_{P-P}}{8 \times \Delta V_{Q} \times f_{\text {SW }}}$
where:
$\Delta I_{P-P}=\frac{\left(V_{\text {IN }}-V_{\mathrm{OUT}}\right) \times V_{\mathrm{OUT}}}{V_{\mathrm{IN}} \times f_{\mathrm{SW}} \times L}$
and:
$V_{\text {OUT_RIPPLE }}=\Delta V_{E S R}+\Delta V_{Q}$
$\Delta l_{\text {P-P }}$ is the peak-to-peak inductor current as calculated above, and $f_{S W}$ is the converter's switching frequency. The allowable deviation of the output voltage during fast transient loads also determines the output capacitance and its ESR. The output capacitor supplies the step-load current until the converter responds with a greater duty cycle. The resistive drop across the output capacitor's ESR and the capacitor discharge causes a voltage droop during a step load. Use a combination of low-ESR tantalum and ceramic capacitors for better transient-load and ripple/noise performance. Keep the maximum output-voltage deviations below the tolerable limits of the electronics being powered. When using a ceramic capacitor, assume an $80 \%$ and $20 \%$ contribution from the output-capacitance discharge and the ESR drop, respectively. Use the following equations to calculate the required ESR and capacitance value:

## Equation 3:

$E S R_{\text {OUT }}=\frac{\Delta V_{\text {ESR }}}{I_{\text {STEP }}}$
$C_{\text {OUT }} \geq I_{\text {STEP }}{ }^{2} \times \frac{L}{2 \times\left(V_{\text {SUP }}-V_{\text {OUT }}\right) \times \operatorname{DMAX} \times \Delta V_{Q}}$
$+I_{\text {STEP }} \times \frac{t_{\text {DELAY }}}{\Delta V_{Q}}$
where $I_{S T E P}$ is the load step and $t_{\text {DELAY }}$ is the delay for the PWM mode, the worst-case delay would be (1-D) $t_{S W}$ when the load step occurs right after a turn-on cycle. This delay is higher in skip mode.

## PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching power losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity. Follow the guidelines below for a good PCB layout:

1. Place the input capacitor $\left(C_{I N}\right)$ close to the device to reduce the input $A C$-current loop. $A C$ current flows on the loop formed by the input capacitor and the half-bridge MOSFETs internal to the device (see Figure 2). A small loop would reduce the radiating effect of high switching currents and improve EMI functionality.
2. Solder the exposed pad to a large copper-plane area under the device. To effectively use this copper area as heat exchanger between the PCB and ambient, expose the copper area on the top and bottom side. Add a few small vias or one large via on the copper pad for efficient heat transfer.
3. Connect PGND and AGND pins directly to the exposed pad under the IC. This ensures the shortest connection path between AGND and PGND.
4. Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCB to enhance full-load efficiency and power-dissipation capability.
5. Using internal PCB layers as ground plane helps to improve the EMI functionality as ground planes act as a shield against radiated noise. Have multiple vias spread around the board, especially near the ground connections to have better overall ground connection.
6. Keep the bias capacitor ( $\mathrm{C}_{\text {BIAS }}$ ) close to the device to reduce the bias current loop. This helps to reduce noise on the bias for smoother operation.


Figure 2. Recommended PCB Layout for MAX25232

## MAX25232

36V, 3A Mini Buck Converters with $3.5 \mu \mathrm{~A} \mathrm{I}_{\mathrm{Q}}$

## Typical Application Circuits

## Circuit 1



Figure 3. 2.1MHz, 5V/3.3V Fixed Output Voltage Configuration in 12-Pin TDFN Package

## MAX25232

36V, 3A Mini Buck Converters with $3.5 \mu \mathrm{~A} \mathrm{I}_{\mathrm{Q}}$

Typical Application Circuits (continued)

## Circuit 2



Figure 4. 400kHz, 5V/3.3V Fixed Output Voltage Configuration in 12-Pin TDFN Package

## Typical Application Circuits (continued)

## Circuit 3



Figure 5. 400kHz, External Resistor-Divider Configuration in 12-Pin TDFN Package

## Ordering Information

| PART | TEMP RANGE | PINPACKAGE | DESCRIPTION | IOUT <br> (A) |
| :---: | :---: | :---: | :---: | :---: |
| MAX25232ATCA/V+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 12 TDFN | 2.1 MHz , Fixed 5V output | 2.5 |
| MAX25232ATCB/V+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 12 TDFN | 2.1 MHz, Fixed 3.3 V output | 2.5 |
| MAX25232ATCD/V+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 12 TDFN | 400 kHz , Fixed 5V output | 3 |
| MAX25232ATCE/V+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 12 TDFN | 400 kHz , Fixed 3.3V output | 3 |
| MAX25232ATCF/V+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 12 TDFN | 400kHz, Adjustable Output Voltage Between 3V and 10 V | 3 |
| MAX25232ATCG/V+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 12 TDFN | 2.1 MHz, Adjustable Output Voltage Between 3V and 10 V | 2.5 |
| MAX25232ATCH/V+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 12 TDFN | 2.1MHz, Fixed 4V output | 2.5 |

Note: All parts are OTP versions, no metal mask differences.
$N$ Denotes an automotive-qualified part.

+ Denotes a lead(Pb)-free/RoHS-compliant package
* Future product - contact factory for availability

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE |  | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $7 / 20$ | Initial release | - |
| 1 | $10 / 20$ | Updated Benefits and Features, Electrical Characteristics, Pin Configuration, Pin <br> Description, Applications Information, and Ordering Information | $1,4,5,9,10,14$, <br> 20 |
| 2 | $3 / 21$ | Updated <br> Information | $3,4,19$ |
| 3 | $4 / 21$ | Upsolute Maximum Ratings, Electrical Characteristics, and Ordering | Configuration, Pin Description, Typical Application Circuits |

