# Quad Bus LVDS Transceiver in 44 QFN 


#### Abstract

General Description The MAX9158 is a quad bus LVDS (BLVDS) transceiver for heavily loaded, half-duplex multipoint buses. A 44lead QFN package and flow-through pinout allow the transceiver to be placed near the connector. The MAX9158 drives LVDS levels into a $27 \Omega$ load (double terminated, heavily loaded LVDS bus) at up to 200Mbps. An input fail-safe circuit ensures the receiver output is high when the differential inputs are open, or undriven and shorted, or undriven and terminated. The MAX9158 operates from a single 3.3 V supply, consuming 77 mA supply current with drivers enabled, and 19.9mA with drivers disabled.

The MAX9158's high-impedance I/Os (except for receiver outputs) when $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ or open, combined with glitchfree power-up and power-down, allow hot swapping of cards in multicard bus systems; 7.3pF (max) BLVDS I/O capacitance minimizes bus loading. The MAX9158 is offered in a $7 \mathrm{~mm} \times 7 \mathrm{~mm} 44$-lead QFN package, and is fully specified for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range. Refer to the MAX9157 data sheet for a quad BLVDS transceiver with hysteresis in 32lead QFN and TQFP packages. Refer to the MAX9129 data sheet for a quad BLVDS driver, ideal for dual multipoint full-duplex buses.


|  | Applications |
| :--- | :--- |
| Add/Drop Muxes | Cellular Phone Base |
| Digital Cross-Connects | Stations |
| Network | DSLAMs |
| Switches/Routers | Multipoint Buses |

Features

- 44-Lead QFN Package
- 1ns (min) Driver Transition Time (0\% to 100\%) Minimizes Reflections
- Guaranteed 7.3pF (max) Bus Load Capacitance
- Glitch-Free Power-Up and Power-Down
- Hot-Swappable, High-Impedance I/O with Vcc = OV or Open
- Guaranteed 200Mbps Driver Data Rate
- Low-Jitter Fail-Safe Circuit
- Flow-Through Pinout

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :--- | :--- |
| MAX9158EGM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 QFN $(7 \mathrm{~mm} \times 7 \mathrm{~mm})$ |

Pin Configuration


Typical Operating Circuit


## Quad Bus LVDS Transceiver in 44 QFN

## ABSOLUTE MAXIMUM RATINGS

$V_{C c}, A V_{C c}$ to GND<br>$\qquad$<br>$\qquad$ -0.3 V to +4.0 V<br>DO_+/RIN_+, DO_-/RIN_- to GND .........................-0.3V to +4.0V<br>DIN_, DE_, $\overline{R E}$ _ to GND.........................................-0.3V to +4.0 V<br>RO_ to GND.<br>-0.3 V to $(\mathrm{VCc}+0.3 \mathrm{~V})$<br>AGND to GND<br>-0.3 V to +0.3 V<br>Short-Circuit Duration (DO_+/RIN_+, DO_-/RIN_-) ....Continuous<br>Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )<br>44-Lead QFN (derate $24.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ...... 2105 mW

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=3.0 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=27 \Omega \pm 1 \%$, receiver differential input voltage $\mathrm{I} \mathrm{V}_{\mathrm{ID}} \mathrm{I}=0.1 \mathrm{~V}$ to 3.0 V , receiver input common-mode voltage $V_{C M}=0.05 \mathrm{~V}$ to 2.4 V , receiver input voltage range $=0 \mathrm{~V}$ to $3.0 \mathrm{~V}, \mathrm{DE}_{-}=$high, $\overline{R E}_{-}=10 \mathrm{w}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{IV}$ ID $=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1 and 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BLVDS (DO_+/RIN_+, DO_-/RIN_-) |  |  |  |  |  |  |
| Differential Input High Threshold | $\mathrm{V}_{\text {TH }}$ | $D E_{-}=$low |  | 4.0 | 100 | mV |
| Differential Input Low Threshold | $\mathrm{V}_{\text {TL }}$ | $D E_{-}=$low | -100 | -4.3 |  | mV |
| Input Current | $\mathrm{l} \mathrm{IN}_{+}$, I IN- | $0.1 \mathrm{~V} \leq\left\|\mathrm{V}_{\text {ID }}\right\| \leq 0.6 \mathrm{~V}, \mathrm{DE}_{-}=$low | -15 | $\pm 1.7$ | +15 | $\mu \mathrm{A}$ |
|  |  | 0.6 V < $\left\|\mathrm{VID}^{\text {d }}\right\| \leq 1.2 \mathrm{~V}, \mathrm{DE}_{-}=$low | -20 | $\pm 2.3$ | +20 |  |
| Input Resistance | RIN1 | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, 0V or open, Figure 1 | 53 |  |  | k $\Omega$ |
|  | RIN2 | $V_{C C}=3.6 \mathrm{~V}$, 0V or open, Figure 1 | 148 |  |  |  |
| Power-Off Input Current | IINO+,IINO- | $0.1 \mathrm{~V} \leq\|\mathrm{VID}\| \leq 0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$ or open | -15 | $\pm 0.9$ | +15 | $\mu \mathrm{A}$ |
|  |  | 0.6 V < $\mid \mathrm{V}$ ID $\mid \leq 1.2 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=0 \mathrm{~V}$ or open | -20 | $\pm 1.9$ | +20 |  |
| Differential Output Voltage | VOD | Figure 2 | 250 | 398 | 460 | mV |
| Change in Magnitude of VOD for Complementary Output States | $\Delta \mathrm{V}_{\text {OD }}$ | Figure 2 |  | 1 | 25 | mV |
| Offset Voltage | Vos | Figure 2 | 1.185 | 1.274 | 1.435 | V |
| Change in Magnitude of VOS for Complementary Output States | $\Delta \mathrm{V}$ OS | Figure 2 |  | 1.9 | 25 | mV |
| Output High Voltage | V OH | Figure 2 |  | 1.473 | 1.650 | V |
| Output Low Voltage | VOL | Figure 2 | 0.950 | 1.075 |  | V |
| Output Short-Circuit Current | Ios | $\begin{aligned} & \text { DIN_ = high, DO_+/RIN_+ = } 0 \mathrm{~V} \text { or } \\ & \text { VCC }_{\mathrm{CC}} \mathrm{DO}_{-}-/ \mathrm{RIN}_{-}-=0 \mathrm{~V} \text { or VCC } \end{aligned}$ | -30 |  | +30 | mA |
|  |  | DIN_ = low, DO_-/RIN_- = OV or VCC, DO_+/RIN_+ = OV or VCC | -30 |  | +30 |  |

## Quad Bus LVDS Transceiver in 44 QFN

## DC ELECTRICAL CHARACTERISTICS (continued)

( $\mathrm{VCC}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{RL}=27 \Omega \pm 1 \%$, receiver differential input voltage $\mathrm{IV} \mathrm{ID} \mathrm{D}=0 \mathrm{~V} .1 \mathrm{~V}$ to 3.0 V , receiver input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=0.05 \mathrm{~V}$ to 2.4 V , receiver input voltage range $=0 \mathrm{~V}$ to $3.0 \mathrm{~V}, \mathrm{DE} \mathrm{E}_{-}=$high, $\overline{\mathrm{RE}} \mathrm{E}_{-}=$low, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{IV}$ ID $=0.2 \mathrm{~V}, \mathrm{~V}_{C M}=1.2 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1 and 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Output Short-Circuit Current Magnitude (Note 3) | IOSD | DIN $=$ high or low, $\mathrm{V}_{\mathrm{OD}}=0 \mathrm{~V}$ |  |  | 14.8 | 30 | mA |
| Capacitance at Bus Pins (Note 3) | Coutput | Capacitance from DO_+/RIN_+ or DO_-/RIN_- to GND, VCC $=3.6 \mathrm{~V}$ or 0 V |  |  |  | 7.3 | pF |
| LVCMOS/LVTTL OUTPUTS (RO_) |  |  |  |  |  |  |  |
| Output High Voltage | VOH | $\begin{aligned} & \mathrm{IOH}=-4.0 \mathrm{~mA}, \\ & \mathrm{DE}-=\text { low } \end{aligned}$ | Open, undriven short, or undriven $27 \Omega$ parallel termination | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 0.3 \end{gathered}$ | $\begin{aligned} & V_{C C}- \\ & 0.138 \end{aligned}$ |  | V |
|  |  |  | $\mathrm{VID}=100 \mathrm{mV}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}- \\ 0.3 \end{gathered}$ | $\begin{aligned} & V_{\text {CC }}- \\ & 0.138 \end{aligned}$ |  |  |
| Output Low Voltage | VOL | $\mathrm{IOL}=4.0 \mathrm{~mA}, \mathrm{~V}_{\text {ID }}=-100 \mathrm{mV}, \mathrm{DE}_{-}=$low |  |  | 0.176 | 0.25 | V |
| Dynamic Output Current | IOD | VID $=100 \mathrm{mV}$, | O_ $=\mathrm{V}_{\text {cC }}-1.0 \mathrm{~V}, \mathrm{DE}_{-}=$low | -15 | -25.8 | -40 | mA |
|  |  | $\mathrm{VID}=-100 \mathrm{mV}, \mathrm{V}_{\text {RO }}=1.0 \mathrm{~V}, \mathrm{DE}_{-}=$low |  | 12 | 20.7 | 40 |  |
| Output Short-Circuit Current (Note 4) | Ios | $\mathrm{VID}=100 \mathrm{mV}, \mathrm{V}_{\text {RO_ }}=0 \mathrm{~V}, \mathrm{DE}_{-}=$low |  |  | -45 | -130 | mA |
| Output High-Impedance Current | IOz | $\overline{\mathrm{RE}_{-}}=$high, $\mathrm{V}_{\mathrm{RO}}=0 \mathrm{~V}$ or $\mathrm{V}_{C C}$ |  | -10 | 0.1 | +10 | $\mu \mathrm{A}$ |
| Capacitance at Receiver Output (Note 3) | Coutput | Capacitance from RO_ to GND, $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ or OV |  |  |  | 4.6 | pF |
| LVCMOS/LVTTL INPUTS (DIN, DE, $\overline{\text { RE) }}$ |  |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.0 |  | VCC | V |
| Input Low Voltage | VIL |  |  | GND |  | 0.8 | V |
| Input Current | IIN | $V_{\text {DE, }}, \mathrm{V}_{\text {RE, }}, \mathrm{V}_{\text {DIN }}=$ high or low |  | -20 |  | +20 | $\mu \mathrm{A}$ |
| Power-Off Input Current | lino | $\mathrm{V}_{\mathrm{DE}}, \mathrm{V}_{\text {RE, }}, \mathrm{V}_{\text {DIN_ }}=3.6 \mathrm{~V}$ or OV , <br> $V_{C C}=0 V$ or open |  | -20 |  | +20 | $\mu \mathrm{A}$ |
| SUPPLY |  |  |  |  |  |  |  |
| Supply Current Drivers and Receivers Enabled | ICC | $D E_{-}=$high, $\overline{R E_{-}}=$low, $\mathrm{RL}=27 \Omega$ |  |  | 77 | 95 | mA |
| Supply Current Drivers Enabled and Receivers Disabled | ICCD | $D E_{-}=$high, $\overline{R E_{-}}=$high, $\mathrm{RL}_{\mathrm{L}}=27 \Omega$ |  |  | 77 | 95 | mA |
| Supply Current Drivers Disabled and Receivers Enabled | ICCR | $D E_{-}=$low, $\overline{R E_{-}}=$low |  |  | 19.9 | 30 | mA |
| Supply Current Drivers Disabled and Receivers Disabled | ICCZ | $D E_{-}=$low, $\overline{R E_{-}}=$high |  |  | 19.9 | 30 | mA |

## Quad Bus LVDS Transceiver in 44 QFN

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{VCC}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=27 \Omega \pm 1 \%$, receiver differential input voltage $\mathrm{IV} \operatorname{ID} \mathrm{I}=0.15 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$, receiver input voltage range $=0 \mathrm{~V}$ to V Cc, input frequency to differential inputs $=100 \mathrm{MHz}$, input frequency to LVCMOS/LVTTL inputs $=100 \mathrm{MHz}$, LVCMOS/LVTTL inputs $=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ with $2 \mathrm{~ns}(10 \%$ to $90 \%)$ transition times. Differential input voltage transition time $=1 \mathrm{~ns}(20 \%$ to $80 \%)$. Receiver input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=0.075 \mathrm{~V}$ to $2.4 \mathrm{~V}, \mathrm{DE}=$ high, $\overline{R E}_{-}=$low, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{IV}$ ID $=$ $0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3 and 5)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| Differential Propagation Delay High to Low | tPHLD | $\overline{R E_{-}}=$high, $C L=10 \mathrm{pF}$, Figures 3, 4 | 1.2 | 1.96 | 2.5 | ns |
| Differential Propagation Delay Low to High | tPLHD | $\overline{\mathrm{RE}} \mathrm{-}_{-}=$high, $\mathrm{CL}_{\mathrm{L}}=10 \mathrm{pF}$, Figures 3, 4 | 1.1 | 1.87 | 2.4 | ns |
| Differential Skew I tpHLD- tPLHD I <br> (Note 6) | tSKD1 | $\overline{\mathrm{RE}} \mathrm{-}_{-}=$high, $\mathrm{CL}_{\mathrm{L}}=10 \mathrm{pF}$, Figures 3, 4 |  | 91 | 250 | ps |
| Channel-to-Channel Skew (Note 7) | tcCSK | $\overline{R E_{-}}=$high, $C_{L}=10 \mathrm{pF}$, Figures 3, 4 |  | 119 | 350 | ps |
| Chip-to-Chip Skew (Note 8) | tSKD2 | $\overline{R E_{-}}=$high, $C_{L}=10 \mathrm{pF}$, Figures 3, 4 |  | 0.45 | 0.90 | ns |
| Chip-to-Chip Skew (Note 9) | TSKD3 | $\overline{R E_{-}}=$high, $C_{L}=10 \mathrm{pF}$, Figures 3,4 |  |  | 1.4 | ns |
| Rise Time | tTLH | $\overline{R E_{-}}=$high, $C L=10 \mathrm{pF}$, Figures 3,4 | 0.6 | 1.07 | 1.4 | ns |
| Fall Time | tTHL | $\overline{R E_{-}}=$high, $C_{L}=10 \mathrm{pF}$, Figures 3, 4 | 0.6 | 1.10 | 1.4 | ns |
| Disable Time High to Z | tPHZ | $\overline{R E_{-}}=$high, $C_{L}=10 \mathrm{pF}$, Figures 5, 6 |  | 2.8 | 5 | ns |
| Disable Time Low to Z | tplZ | $\overline{R E_{-}}=$high, $C_{L}=10 \mathrm{pF}$, Figures 5, 6 |  | 2.8 | 5 | ns |
| Enable Time Z to High | tPZH | $\overline{\mathrm{RE}} \mathrm{E}_{-}=$high, $\mathrm{CL}_{\mathrm{L}}=10 \mathrm{pF}$, Figures 5, 6 |  | 4.6 | 6 | ns |
| Enable Time Z to Low | tPZL | $\overline{R E_{-}}=$high, $C_{L}=10 \mathrm{pF}$, Figures 5, 6 |  | 4.5 | 6 | ns |
| Maximum Operating Frequency <br> (Note 10) | $f_{\text {max }}$ | $\overline{R E_{-}}=$high, $C L=10 \mathrm{pF}$, Figures 5, 6 | 100 |  |  | MHz |
| RECEIVER |  |  |  |  |  |  |
| Differential Propagation Delay High to Low | tPHLD |  | 1.5 | 2.21 | 3.5 | ns |
| Differential Propagation Delay Low to High | tPLHD |  | 1.5 | 2.13 | 3.5 | ns |
| Differential Skew I tPHLD - <br> tPLHD I (Note 6) | tSKD1 | $D E_{-}=$low, Figures 7, 8; $C_{L}=15 \mathrm{pF}$ |  | 74 | 250 | ps |
| Channel-to-Channel Skew (Note 7) | tcCSK | DE_ = low, Figures 7, 8; CL= 15pF |  | 96 | 350 | ps |
| Chip-to-Chip Skew (Note 8) | tSKD2 | $D E_{-}=$low, Figures 7, 8; $C_{L}=15 \mathrm{pF}$ |  | 0.63 | 1.6 | ns |
| Chip-to-Chip Skew (Note 9) | tSkD3 | $D E_{-}=$low, Figures 7, 8; $C_{L}=15 \mathrm{pF}$ |  |  | 2.0 | ns |
| Rise Time | ttl | DE_ = low, Figures 7, 8; $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$ | 0.5 | 1.09 | 1.6 | ns |

## Quad Bus LVDS Transceiver in 44 QFN

## AC ELECTRICAL CHARACTERISTICS (continued)

( $\mathrm{V}_{C C}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=27 \Omega \pm 1 \%$, receiver differential input voltage $\mathrm{IVID}=0.15 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$, receiver input voltage range $=0 \mathrm{~V}$ to V Cc, input frequency to differential inputs $=100 \mathrm{MHz}$, input frequency to LVCMOS/LVTTL inputs $=100 \mathrm{MHz}$, LVCMOS/LVTTL inputs $=0 \mathrm{~V}$ to V Cc with $2 \mathrm{~ns}(10 \%$ to $90 \%)$ transition times. Differential input voltage transition time $=1 \mathrm{~ns}(20 \%$ to $80 \%)$. Receiver input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=0.075 \mathrm{~V}$ to $2.4 \mathrm{~V}, \mathrm{DE}_{-}=$high, $\overline{\mathrm{RE}}_{-}=$low, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V},\left|\mathrm{~V}_{I D}\right|=$ $0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3 and 5)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fall Time | tTHL | $D E_{-}=$low, Figures 7, 8, $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$ | 0.7 | 1.24 | 1.8 | ns |
| Disable Time High to Z | tPHZ | $D E_{-}=\text {low, } R_{L}=500 \Omega, C_{L}=15 \mathrm{pF} \text {, }$ <br> Figures 9, 10 |  | 6.0 | 8 | ns |
| Disable Time Low to Z | tPLZ | $\begin{aligned} & \mathrm{DE}_{-}=\text {low, } \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \text { Figures } 9,10 \end{aligned}$ |  | 6.5 | 8 | ns |
| Enable Time Z to High | tPZH | $\begin{aligned} & D E_{-}=\text {low, } R_{L}=500 \Omega, C_{L}=15 \mathrm{pF} \\ & \text { Figures } 9,10 \end{aligned}$ |  | 4.3 | 7 | ns |
| Enable Time Z to Low | tPZL | $\begin{aligned} & D E_{-}=\text {low, } R_{L}=500 \Omega, C_{L}=15 \mathrm{pF} \\ & \text { Figures } 9,10 \end{aligned}$ |  | 4.3 | 7 | ns |
| Maximum Operating Frequency (Note 10) | $f_{\text {max }}$ | $D E_{-}=$low, $C_{L}=15 \mathrm{pF}$ | 100 |  |  | MHz |

Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except $\mathrm{V}_{\mathrm{TH}}, \mathrm{V}_{\mathrm{TL}}, \mathrm{V}_{\text {ID }}$, $\mathrm{V}_{\text {OD }}$, and $\Delta \mathrm{V}_{\text {OD }}$.
Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 3: Guaranteed by design and characterization.
Note 4: Short only one output at a time. Do not exceed the absolute maximum junction temperature specification.
Note 5: CL includes scope probe and test fixture capacitance.
Note 6: tSKD1 is the magnitude difference of differential propagation delays in a channel. tSKD1 = I tPHLD - tPLHD $\mid$.
Note 7: tcCSk is the magnitude difference of the tPLHD or tPHLD of one channel and the tPLHD or tPHLD of any other channel on the same part.
Note 8: tSKD2 is the magnitude difference of any differential propagation delays between parts operating over rated conditions at the same $V_{C C}$ and within $5^{\circ} \mathrm{C}$ of each other.
Note 9: tSKD3 is the magnitude difference of any differential propagation delays between parts operating over rated conditions.
Note 10: Meets data sheet specifications while operating at minimum fmax rating.

## Quad Bus LVDS Transceiver in 44 QFN

## Typical Operating Characteristics





DRIVER TRANSITION TIME
vs. SUPPLY VOLTAGE


DIFFERENTIAL OUTPUT VOLTAGE
vs. OUTPUT LOAD


DRIVER TRANSITION TIME vs. TEMPERATURE


RECEIVER TRANSITION TIME vs. LOAD CAPACITANCE


## Quad Bus LVDS Transceiver in 44 QFN

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| $\begin{gathered} 1,2,11,12,23 \\ 24,32,33,34,44 \end{gathered}$ | N.C. | No Connection. Not internally connected. |
| 3, 6, 30 | VCC | Digital Power Supply |
| 4, 28, 31, 39 | GND | Digital Ground |
| 5 | $\overline{\text { RE34 }}$ | Receiver Channels 3 and 4 Enable (Enable Low). Drive $\overline{\text { RE34 }}$ low to enable receiver channels 3 and 4. Internal pullup to VCC. |
| 7, 10, 22, 27 | $\mathrm{AV}_{\mathrm{CC}}$ | Analog Power Supply. Connect to board VCC. |
| 8 | DE34 | Driver Channels 3 and 4 Enable (Enable High). Drive DE34 high to enable driver channels 3 and 4. Internal pullup to VCC. |
| 9, 17, 25 | AGND | Analog Ground. Connect to board ground. |
| 13 | DO4-/RIN4- | Channel 4 Inverting BLVDS Input/Output |
| 14 | DO4+/RIN4+ | Channel 4 Noninverting BLVDS Input/Output |
| 15 | DO3-/RIN3- | Channel 3 Inverting BLVDS Input/Output |
| 16 | DO3+/RIN3+ | Channel 3 Noninverting BLVDS Input/Output |
| 18 | DO2-/RIN2- | Channel 2 Inverting BLVDS Input/Output |
| 19 | DO2+/RIN2+ | Channel 2 Noninverting BLVDS Input/Output |
| 20 | DO1-/RIN1- | Channel 1 Inverting BLVDS Input/Output |
| 21 | DO1+/RIN1+ | Channel 1 Noninverting BLVDS Input/Output |
| 26 | DE12 | Driver Channels 1 and 2 Enable (Enable High). Drive DE12 high to enable driver channels 1 and 2. Internal pullup to VCC. |
| 29 | $\overline{\mathrm{RE} 12}$ | Receiver Channels 1 and 2 Enable (Enable Low). Drive $\overline{\text { RE12 }}$ low to enable receiver channels 1 and 2. Internal pullup to $\mathrm{V}_{\mathrm{C}}$. |
| 35 | DIN1 | Driver Channel 1 Input |
| 36 | RO1 | Receiver Channel 1 Output |
| 37 | DIN2 | Driver Channel 2 Input |
| 38 | RO2 | Receiver Channel 2 Output |
| 40 | DIN3 | Driver Channel 3 Input |
| 41 | RO3 | Receiver Channel 3 Output |
| 42 | DIN4 | Driver Channel 4 Input |
| 43 | RO4 | Receiver Channel 4 Output |
| EP | EXPOSED PAD | Exposed Pad. Solder exposed pad to GND. |

# Quad Bus LVDS Transceiver in 44 QFN 

__Detailed Description
The MAX9158 is a four-channel, 200Mbps, 3.3V BLVDS transceiver in a 44-lead QFN package, ideal for driving heavily loaded multipoint buses, typically 16 to 20 cards plugged into a backplane. The MAX9158 receivers accept a differential input and have a fail-safe input circuit. The devices detect differential signals as low as 100 mV and as high as VCC.
The MAX9158 driver outputs use a current-steering configuration to generate a 9.25 mA to 17 mA output current. This current-steering approach induces less ground bounce and no shoot-through current, enhancing noise margin and system speed performance. The outputs are short-circuit current limited.
The MAX9158 current-steering output requires a resistive load to terminate the signal and complete the transmission loop. Because the devices switch the direction of current flow and not voltage levels, the output voltage swing is determined by the value of the termination resistor multiplied by the output current. With a typical 14.75 mA output current, the MAX9158 produces a 398 mV output voltage when driving a bus terminated with two $54 \Omega$ resistors ( $14.75 \mathrm{~mA} \times 27 \Omega=398 \mathrm{mV}$ ) Logic states are determined by the direction of current flow through the termination resistor.

Fail-Safe Receiver Inputs The fail-safe feature of the MAX9158 sets the receiver output high when the receiver differential input is:

- Open
- Undriven and shorted
- Undriven and terminated

Without a fail-safe circuit, when the input is undriven, noise at the input may switch the output and it may appear to the system that data is being received. Open or undriven terminated input conditions can occur when a cable is disconnected or cut, or when a driver is in high impedance. A shorted input can occur because of a cable failure.
When the input is driven with a differential signal with a common-mode voltage of 0.05 V to 2.4 V , the fail-safe circuit is not activated. If the input is open, undriven and shorted, or undriven and parallel terminated, an internal resistor in the fail-safe circuit pulls both inputs above VCC -0.3 V , activating the fail-safe circuit and forcing the output high (Figure 1).

## Effect of Capacitive Loading

The characteristic impedance of a differential PC board trace is uniformly reduced when equal capacitive loads are attached at equal intervals (provided the transition time of the signal being driven on the trace is longer than the delay between loads). This kind of loading is typical of multipoint buses where cards are attached at 1 in or 0.8in intervals along the length of a backplane.

The reduction in characteristic impedance is approximated by the following formula:

$$
\begin{aligned}
& \text { ZDIFF-loaded = ZDIFF-unloaded } \times \\
& \text { SQRT [Co / (Co }+\mathrm{N} \times \mathrm{CL} / \mathrm{L})]
\end{aligned}
$$

where:
ZDIFF-unloaded = unloaded differential characteristic impedance
Co = unloaded trace capacitance ( $\mathrm{pF} /$ unit length)
$C L=$ value of each capacitive load (pF)
$N=$ number of capacitive loads
$L=$ trace length
For example, if $\mathrm{Co}=2.5 \mathrm{pF} / \mathrm{in}, \mathrm{CL}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{N}=18, \mathrm{~L}=$ 18 in , and ZDIFF-unloaded $=120 \Omega$, the loaded differential impedance is:

```
ZDIFF-loaded = 120\Omega }
    SQRT [2.5pF / (2.5pF + 18 x 10pF / 18in)]
    ZDIFF-loaded = 54\Omega
```

In this example, capacitive loading reduces the characteristic impedance from $120 \Omega$ to $54 \Omega$. The load seen by


Figure 1. Internal Fail-Safe Circuit

# Quad Bus LVDS Transceiver in 44 QFN 

a driver located on a card in the middle of the bus is $27 \Omega$ because the driver sees two $54 \Omega$ loads in parallel. A typical LVDS driver (rated for a $100 \Omega$ load) would not develop a large enough differential signal to be reliably detected by an LVDS receiver. The MAX9158 BLVDS drivers are designed and specified to drive a $27 \Omega$ load to differential voltage levels of 250 mV to 460 mV . A standard LVDS receiver is able to detect this level of differential signal. Short extensions off the bus, called stubs, contribute to capacitive loading. Keep stubs less than 1in for a good balance between ease of component placement and good signal integrity.
The MAX9158 driver outputs are current-source drivers and drive larger differential signal levels into loads lighter than $27 \Omega$ and smaller levels into loads heavier than $27 \Omega$ (see Typical Operating Characteristics curves). To keep loading from reducing bus impedance below the rated $27 \Omega$ load, PC board traces can be designed for higher unloaded characteristic impedance.

Effect of Transition Times
For transition times (measured from 0\% to 100\%) shorter than the delay between capacitive loads, the loads are seen as low-impedance discontinuities from which the driven signal is reflected. Reflections add and subtract from the signal being driven, causing jitter and decreased noise margin. The MAX9158 output drivers are designed for a minimum transition time of 1 ns (rated 0.6 ns from $20 \%$ to $80 \%$, or 1 ns from $0 \%$ to $100 \%$ ) to reduce reflections while being fast enough for high-speed backplane data transmission.

## Power-On Reset

The power-on reset voltage of the MAX9158 is typically 2.25 V . When the supply falls below this voltage, the devices are disabled and the receiver inputs/driver outputs are in high impedance. The power-on reset ensures glitch-free power-up and power-down, allowing hot swapping of cards in a multicard bus system without disrupting communications.

## Operating Modes

The MAX9158 features driver/receiver enable inputs that select the bus I/O function (Table 1). Tables 2 and 3 show the driver and receiver operating modes.

## Input Internal Pullup/Pulldown Resistors

The MAX9158 includes pullup or pulldown resistors ( $300 \mathrm{k} \Omega$ ) to ensure that unconnected inputs are defined (Table 4).

## Applications Information

## Supply Bypassing

Bypass each supply pin with high-frequency surfacemount ceramic $0.1 \mu \mathrm{~F}$ and 1 nF capacitors in parallel as close to the device as possible, with the smaller value capacitor closest to the device.

Termination
In the example given in the Effect of Capacitive Loading section, the loaded differential impedance of a bus is reduced to $54 \Omega$. Since the bus can be driven from any card position, the bus must be terminated at each end. A parallel termination of $54 \Omega$ at each end of the bus placed across the traces that make up the differential pair provides a proper termination. The total load seen by the driver is $27 \Omega$. The MAX9158 drives higher differential signal levels into lighter loads. (See the Differential Output Voltage vs. Output Load graph in the Typical Operating Characteristics section.) A multidrop bus with the driver at one end and receivers connected at regular intervals along the bus has a lowered impedance due to capacitive loading. Assuming a $54 \Omega$ impedance, the multidrop bus can be terminated with a single, par-allel-connected $54 \Omega$ resistor at the far end from the driver. Only a single resistor is required because the driver sees one $54 \Omega$ differential trace. The signal swing is larger with a $54 \Omega$ load. In general, parallel terminate each end of the bus with a resistor matching the differential impedance of the bus (taking into account any reduced impedance due to loading).

Table 1. I/O Enable Functional Table

| MODE SELECTED | $\mathbf{D E}_{-}$ | $\overline{\mathbf{R E}}_{-}$ |
| :--- | :---: | :---: |
| Driver Mode | H | H |
| Receiver Mode | L | L |
| High-Impedance Mode | L | H |
| Loopback Mode | H | L |

Table 2. Driver Mode

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| DE_ | DIN_- | DO_+/RIN_+ | DO_-/RIN_- |
| $H$ | L | L | H |
| $H$ | $H$ | $H$ | L |
| L | X | Z | Z |

## Quad Bus LVDS Transceiver in 44 QFN

## Table 3. Receiver Mode

| INPUTS |  | OUTPUTS |
| :---: | :---: | :---: |
| $\overline{\mathbf{R E}}$ | $\mathrm{V}_{\text {ID }}=\left(\mathrm{V}_{\text {DO_+ }} /\right.$ /RIN_+ $)-\left(\mathrm{V}_{\text {DO_-/ }}\right.$ /RIN_- $)$ | RO- |
| L | $\mathrm{V}_{\text {ID }}<-100 \mathrm{mV}$ | L |
| L | VID $>100 \mathrm{mV}$ | H |
| L | Fail-safe operation guaranteed when DO_+/RIN_+ and DO_-/RIN_- are open, undriven and shorted, or undriven and parallel terminated | H |
| H | X | Z |

Table 4. Input Internal Pullup/Pulldown Resistors

| PIN | INTERNAL RESISTOR |
| :---: | :---: |
| DE12 | Pullup to V $_{C C}$ |
| DE34 | Pullup to V |
| CC |  |
| $\overline{R E 12}$ | Pullup to $\mathrm{V}_{\mathrm{CC}}$ |
| $\overline{\text { RE34 }}$ | Pullup to $\mathrm{V}_{\mathrm{CC}}$ |
| DIN_ | None (floating) |

Traces, Cables, and Connectors
The characteristics of input and output connections affect the performance of the MAX9158. Use controlledimpedance traces, cables, and connectors with matched characteristic impedance.
Ensure that noise couples as common mode by running the traces of a differential pair close together. Reduce within-pair skew by matching the electrical length of the traces of a differential pair. Excessive skew can result in a degradation of magnetic field cancellation. Maintain the distance between traces of a differential pair to avoid discontinuities in differential impedance. Minimize the number of vias to further prevent impedance discontinuities.

Avoid the use of unbalanced cables, such as ribbon cable. Balanced cables, such as twisted pair, offer superior signal quality and tend to generate less EMI due to canceling effects. Balanced cables tend to pick up noise as common mode, which is rejected by the receiver.

Board Layout A four-layer PC board that provides separate power, ground, input, and output signals is recommended. Keep the LVTTL/LVCMOS and BLVDS signals separated to prevent coupling.


Figure 2. Driver VOD and VOS Test Circuit


Figure 3. Driver Propagation Delay and Transition Time Test Circuit

## Quad Bus LVDS Transceiver in 44 QFN



Figure 4. Driver Propagation Delay and Transition Time Waveforms


Figure 5. Driver High-Impedance Delay Test Circuit


Figure 6. Driver High-Impedance Delay Waveform

*50 $\Omega$ REQUIRED FOR PULSE GENERATOR TERMINATION.
Figure 7. Receiver Transition Time and Propagation Delay Test Circuit

## Quad Bus LVDS Transceiver in 44 QFN



Figure 8. Receiver Transition Time and Propagation Delay Timing Diagram


C INCLUDES LOAD AND TEST FIXTURE CAPACITANCE.
$S_{1}=V_{C C}$ FOR tpzl AND tplz MEASUREMENTS.
$S_{1}=$ GND FOR tpzh AND tphz MEASUREMENTS.
Figure 9. Receiver High-Impedance Delay Test Circuit


Figure 10. Receiver High-Impedance Waveforms

## Quad Bus LVDS Transceiver in 44 QFN

Functional Diagram


Chip Information
TRANSISTOR COUNT: 1796 PROCESS: CMOS

## Quad Bus LVDS Transceiver in 44 QFN

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## Quad Bus LVDS Transceiver in 44 QFN

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

| COMMON DIMENSIONS |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG | 32L 7x7 |  |  | 44L 7x7 |  |  | 48L 7x7 |  |  | $\begin{aligned} & \text { CUSTOM PKG. } \\ & \text { (T4877-1) } \\ & 48 \mathrm{~L} 7 \times 7 \end{aligned}$ |  |  |
| SYMBOL | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |
| A1 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 |
| A2 | 0.20 REF. |  |  | 0.20 REF . |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  |
| b | 0.25 | 0.30 | 0.35 | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 |
| D | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 |
| E | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 |
| e | 0.65 BSC. |  |  | 0.50 BSC . |  |  | 0.50 BSC . |  |  | 0.50 BSC . |  |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - |
| L | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 | 0.45 | 0.55 | 0.65 |
| N | 32 |  |  | 44 |  |  | 48 |  |  | 44 |  |  |
| ND | 8 |  |  | 11 |  |  | 12 |  |  | 10 |  |  |
| NE | 8 |  |  | 11 |  |  | 12 |  |  | 12 |  |  |


** NOTE: $\begin{aligned} & \text { T4877-1 IS A CUSTOM } 48 \text { L PKG. WITH } 4 \text { LEADS DEPOPULATED. } \\ & \text { TOTAL NUMBER OF LEADS ARE } 44 .\end{aligned}$ TOTAL NUMBER OF LEADS ARE 44
notes:

1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS
4. THE TERMINAL \#1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL \#1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL \#1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
6. nd and ne refer to the number of terminals on each d and e side respectively.
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO22O REVISION C.
10. WARPAGE SHALL NOT EXCEED 0.10 mm .

