

AD745

Ultralow Noise, High Speed, BiFET Op Amp

The AD745 is an ultralow noise, high speed, FET input operational amplifier. It offers both the ultralow voltage noise and high speed generally associated with bipolar input op amps and the very low input currents of FET input devices. Its 20 MHz bandwidth and 12.5 V/µs slew rate makes the AD745 an ideal amplifier for high speed applications demanding low noise and high dc precision. Furthermore, the AD745 does not exhibit an output phase reversal.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - · Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



Ultralow Noise, High Speed, BiFET Op Amp

AD745

FEATURES ULTRALOW NOISE PERFORMANCE 2.9 nV/ $\sqrt{\text{Hz}}$ at 10 kHz 0.38 μ V p-p, 0.1 Hz to 10 Hz 6.9 fA/ $\sqrt{\text{Hz}}$ Current Noise at 1 kHz


EXCELLENT AC PERFORMANCE
12.5 V/µs Slew Rate
20 MHz Gain Bandwidth Product
THD = 0.0002% @ 1 kHz
Internally Compensated for Gains of +5 (or -4) or
Greater

EXCELLENT DC PERFORMANCE
0.5 mV max Offset Voltage
250 pA max Input Bias Current
2000 V/mV min Open Loop Gain
Available in Tape and Reel in Accordance with
EIA-481A Standard

APPLICATIONS
Sonar
Photodiode and IR Detector Amplifiers
Accelerometers
Low Noise Preamplifiers
High Performance Audio


PRODUCT DESCRIPTION

The AD745 is an ultralow noise, high speed, FET input operational amplifier. It offers both the ultralow voltage noise and high speed generally associated with bipolar input op amps and the very low input currents of FET input devices. Its 20 MHz bandwidth and 12.5 $V/\mu s$ slew rate makes the AD745 an ideal amplifier for high speed applications demanding low noise and high dc precision. Furthermore, the AD745 does not exhibit an output phase reversal.



CONNECTION DIAGRAMS


8-Pin Plastic Mini-DIP (N) & 16-Pin SOIC (R) Package 8-Pin Cerdip (Q) Packages



The AD745's guaranteed, tested maximum input voltage noise of 4 nV/ $\sqrt{\text{Hz}}$ at 10 kHz is unsurpassed for a FET-input monolithic op amp, as is its maximum 1.0 μV p-p noise in a 0.1 to 10 Hz bandwidth. The AD745 also has excellent dc performance with 250 pA maximum input bias current and 0.5 mV maximum offset voltage.

The internal compensation of the AD745 is optimized for higher gains, providing a much higher bandwidth and a faster slew rate. This makes the AD745 especially useful as a preamplifier where low level signals require an amplifier that provides both high amplification and wide bandwidth at these higher gains. The AD745 is available in five performance grades. The AD745J and AD745K are rated over the commercial temperature range of 0°C to +70°C. The AD745A and AD745B are rated over the industrial temperature range of -40°C to +85°C. The AD745S is rated over the military temperature range of -55°C to +125°C and is available processed to MIL-STD-883B, Rev. C.

The AD745 is available in 8-pin plastic mini-DIP, 8-pin cerdip, 16-pin SOIC, or in chip form.



This is an abridged data sheet. To obtain the most recent version or complete data sheet, call our fax retrieval system at 1-800-446-6212.

SPECIFICATIONS (@ +25°C and ±15 V dc, unless otherwise noted)

Model			D745J/A			D745K/B			AD745S		
	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
INPUT OFFSET VOLTAGE ¹											
Initial Offset			0.25	1.0/0.8		0.1	0.5/0.25		0.25	1.0	mV
Initial Offset	T _{min} to T _{max}			1.5			1.0/0.50			2.0	mV
vs. Temp.	T _{min} to T _{max}	Ì	2		ì	2		1	2		μV/°C
vs. Supply (PSRR)	12 V to 18 V ²	90	96		100	106		90	96		dB
	T _{min} to T _{max}	88	70		98	105		88			dB
vs. Supply (PSRR)	Imin to Imax	00									
INPUT BIAS CURRENT ³								l			
Either Input	$V_{CM} = 0 V$		150	400		150	250		150	400	pA
Either Input	ì	•									
@ T _{max}	$V_{CM} = 0 V$			8.8/25.6			5.5/16	i		413	nA
Either Input	$V_{CM} = +10 \text{ V}$		250	600		250	400		300	600	pΑ
Either Input, $V_S = \pm 5 \text{ V}$	$V_{CM} = 0 \text{ V}$	1	30	200		30	125		30	200	pA
		_									
INPUT OFFSET CURRENT	$V_{CM} = 0 V$		40	150		30	75		40	150	pΑ
Offset Current								ļ			ļ
(a T _{max}	$V_{CM} = 0 V$			2.2/6.4			1.1/3.2			102	пA
FREOUENCY RESPONSE											
Gain BW, Small Signal	G = -4	1	20		1	20		-	20		MHz
			120			120			120		kHz
Full Power Response	$V_O = 20 \text{ V p-p}$				ĺ						
Slew Rate	G = -4		12.5		l	12.5			12.5		V/µs
Settling Time to 0.01%			5			5			5		μs
Total Harmonic	f = 1 kHz										
Distortion ⁴	G ≃ -4		0.0002		l	0.0002			0.0002		%
INPUT IMPEDANCE					Ī						
Differential	1		$1 \times 10^{10} 20$			$1 \times 10^{10} 20$			$1 \times 10^{10} \ 20$		ΩlpF
Common Mode			3 × 10 ¹¹ 18			$3 \times 10^{11} 18$			$3 \times 10^{11} 18$		ΩpF
			3 10 1120			2 1 10 10		 	J 15 15		· · ilbi
INPUT VOLTAGE RANGE											
Differential ⁵			±20			±20			±20		v
Common-Mode Voltage			+13.3, -10.7			+13.3, -10.	7		+13.3, -10.7		V
Over Max Operating Range ⁶		-10		+12	-10		+12	-10		+12	v
Common-Mode											
Rejection Ratio	$V_{CM} = \pm 10 \text{ V}$	80	95		90	102		80	95		dB
·	T _{min} to T _{max}	78			88			78			d B
					 	0.20					ļ
INPUT VOLTAGE NOISE	0.1 to 10 Hz		0.38			0.38	1.0		0.38		μV p- <u>r</u>
	f = 10 Hz	ĺ	5.5			5.5	10.0		5.5		nV/√E
	$f \approx 100 \text{ Hz}$		3.6			3.6	6.0		3.6		nV/√E
	f = 1 kHz		3.2	5.0		3.2	5.0		3.2	5.0	nV/√ <u>I</u>
	$f \approx 10 \text{ kHz}$		2.9	4.0		2.9	4.0		2.9	4.0	nV/√F
INPUT CURRENT NOISE	f = 1 kHz		6.9			6.9			6.9		fA/√H
	 							ļ			110 (11
OPEN LOOP GAIN	$V_O = \pm 10 \text{ V}$										
	$R_{LOAD} \ge 2 k\Omega$	1000	4000		2000	4000		1000	4000		V/mV
	T _{min} to T _{max}	800			1800			800			V/mV
	$R_{LOAD} = 600 \Omega$		1200			1200			1200		V/mV
OUTPUT CHARACTERISTICS											
	D = (00.0				+13, -12	,					
Voltage	$R_{LOAD} \ge 600 \Omega$. 12 / 12 /		+13, -12			+13, -12			V
	$R_{LOAD} \ge 600 \Omega$		+13.6, -12.6			+13.6, -12.	0		+13.6, -12.6		V
	T _{min} to T _{max}	+12, -10			+12, -10			+12, -10			v
_	$R_{LOAD} \ge 2 k\Omega$	±12	+13.8, -13.1		±12	+13.8, -13.	1	±12	+13.8, -13.1		v
Current	Short Circuit	20	40		20	40		20	40		mA
POWER SUPPLY											
Rated Performance			±15			±15		1	±15		v
Operating Range	I	±4.8		±18	±4.8		±18	±4.8	-15	±18	v
Quiescent Current		_ 7.0	8	10.0	-7.0	8	10.0	-4.0	8		
Amescent Cuttent	l	l	U	10.0	l		10.0		0	10.0	mA
TRANSISTOR COUNT	# of Transistors		50			50			50		

NOTES

*Input offset voltage specifications are guaranteed after 5 minutes of operation at $T_A = +25^{\circ}C$.

*Test conditions: $+V_S = 15 \text{ V}$, $-V_S = 12 \text{ V}$ to 18 V and $+V_S = 12 \text{ V}$ to +18 V, $-V_S = 15 \text{ V}$.

*Bias current specifications are guaranteed maximum at either input after 5 minutes of operation at $T_A = +25^{\circ}C$. For higher temperature, the current doubles every $10^{\circ}C$.

*Cain = -4, $R_L = 2 \text{ k}\Omega$, $C_L = 10 \text{ pF}$.

*Defined as voltage between inputs, such that neither exceeds $\pm 10 \text{ V}$ from common.

*The AD745 does not exhibit an output phase reversal when the negative common-mode limit is exceeded.

All min and max specifications are guaranteed.

Specifications subject to change without notice.

AD745

ABSOLUTE MAXIMUM RATINGS1

NOTES

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²8-pin plastic package: θ_{JA} = 100°C/Watt, θ_{JC} = 50°C/Watt 8-pin cerdip package: θ_{JA} = 110°C/Watt, θ_{JC} = 30°C/Watt 16-pin plastic SOIC package: θ_{JA} = 100°C/Watt, θ_{JC} = 30°C/Watt

ESD SUSCEPTIBILITY

An ESD classification per method 3015.6 of MIL STD 883C has been performed on the AD745, which is a class 1 device. Using an IMCS 5000 automated ESD tester, the two null pins will pass at voltages up to 1000 volts, while all other pins will pass at voltages exceeding 2500 volts.

METALIZATION PHOTOGRAPH

OFFSET NULL

NONINVERTING INPUT

OUTPUT

OUTPUT

OFFSET
NULL

2
INVERTING INPUT

0.0827

(2.10)

V
0.0827

(2.10)

V
0.1232

(3.13)

ORDERING GUIDE

Model	Temperature Range	Package Options*		
AD745JN	0°C to +70°C	N-8		
AD745KN	0°C to +70°C	N-8		
AD745AN	-40°C to +85°C	N-8		
AD745JR-16	0°C to +70°C	R-16		
AD745AR-16	-40°C to +85°C	R-16		
AD745AQ	-40°C to +85°C	Q-8		
AD745BQ	-40°C to +85°C	Q-8		
AD745SQ	−55°C to +125°C	Q-8		
AD745SQ/883B	−55°C to +125°C	Q-8		
AD745J Chips	0°C to +70°C	`		

^{*}N = Plastic DIP; R = Small Outline IC; Q = Cerdip. For outline information see Package Information section.