## FEATURES

Very High DC Precision
$15 \mu \mathrm{~V}$ max Offset Voltage
$0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max Offset Voltage Drift
$0.35 \mu \mathrm{~V}$ p-p max Voltage Noise $\mathbf{( 0 . 1 ~ H z ~ t o ~} 10 \mathrm{~Hz}$ \}
$8 \mathrm{~V} / \mu \mathrm{V}$ min Open-Loop Gain
130 dB min CMRR
120 dB min PSRR

- TMA max Input Bias Current

AC Performance
0.3 V/us Sley Rate
0.9 MHz closed-LoopBandwidth

Dual Version: AD708

## PRODUCT DESCRIPTION

The AD707 is a low cost, high precision op amp with state-of-the-art performance that makes it ideal for a wide range of precision applications. The offset voltage spec of less than $15 \mu \mathrm{~V}$ is the best available in a bipolar op amp, and maximum input offset current is 1.0 nA . The top grade is the first bipolar monolithic op amp to offer a maximum offset voltage drift of $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, and offset current drift and input bias current drift are both specified at $25 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ maximum.
The AD707's open-loop gain is $8 \mathrm{~V} / \mu \mathrm{V}$ minimum over the full $\pm 10 \mathrm{~V}$ output range when driving a $1 \mathrm{k} \Omega$ load. Maximum input voltage noise is 350 nV p-p ( 0.1 Hz to 10 Hz ). CMRR and PSRR are 130 dB and 120 dB minimum, respectively.
The AD707 is available in versions specified over commercial, industrial and military temperature ranges. It is offered in 8-pin plastic mini-DIP, small outline (SOIC), hermetic cerdip and hermetic TO-99 metal can packages. Chips, MIL-STD-883B, Rev. C, and tape \& reel parts are also available.

REV. B

## CONNECTION DIAGRAMS

TO-99 (H) Package


NC = NO CONNECT
NOTE: PIN 4 CONNECTED
TO CASE

Plastic (N) and


1. The AD707's $13 \mathrm{~V} / \mu \mathrm{V}$ typical open-loop gatin and 140 odB typical common-mode rejection ratio make it ideal for precision instrumentation applications.
2. The precision of the AD707 makes tighter error budgets possible at a lower cost.
3. The low offset voltage drift and low noise of the AD707 allow the designer to amplify very small signals without sacrificing overall system performance.
4. The AD707 can be used where chopper amplifiers are required, but without the inherent noise and application problems.
5. The AD707 is an improved pin-for-pin replacement for the LT1001.

## AD707-SPECIFICATIONS

(@ $+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$, unless otherwise noted)


NOTES
All min and max specifications are guaranteed. Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 22 \mathrm{~V}$
Internal Power Dissipation ${ }^{2}$. . . . . . . . . . . . . . . . . . . . 500 mW
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm \mathrm{V}_{\mathrm{S}}$
Output Short Circuit Duration . . . . . . . . . . . . . . . . . Indefinite
Differential Input Voltage $\ldots \ldots \ldots \ldots \ldots \ldots .{ }^{+} . V_{S}$ and $-V_{S}$
Storage Temperature Range (Q, H) $\ldots . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Storage Temperature Range (N, R) . . . . . . . $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering 60 sec ) . . . . . . $+300^{\circ} \mathrm{C}$
NOTES
${ }^{1}$ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
${ }^{2} 8$-pin plastic package: $\theta_{\mathrm{JA}}=165^{\circ} \mathrm{C} / \mathrm{Watt} ; 8$-pin cerdip package: $\theta_{\mathrm{JA}}=110^{\circ} \mathrm{C} / \mathrm{Watt}$;
8 -pin small outline package: $\theta_{\mathrm{JA}}=155^{\circ} \mathrm{C} / \mathrm{W}$ att; 8-pin header package: $\theta_{\mathrm{JA}}=$


## ORDERING GUIDE

| Model | Temperature Range | Package <br> Description | Package Option |
| :---: | :---: | :---: | :---: |
| AD707AH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin Metal Can | H-08A |
| AD707AQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin Ceramic DIP | Q-8 |
| AD707AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin Plastic SOIC | SO-8 |
| AD707AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin Plastic SOIC | SO-8 |
| AD707AR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin Plastic SOIC | SO-8 |
| AD707BQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Pin Ceramic DIP | Q-8 |
| AD707JN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP | N-8 |
| AD707JR | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic SOIC | SO-8 |
| AD707JR-REEL | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic SOIC | SO-8 |
| AD707JR-REEL7 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic SOIC | SO-8 |
| AD707KN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic DIP | N-8 |
| AD707KR | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic SOIC | SO-8 |
| AD707KR-REEL | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic SOIC | SO-8 |
| AD707KR-REEL7 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 8-Pin Plastic SOIC | SO-8 |



## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD707 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Figure 4. Offset Voltage Warm-Up Drift


Figure 7. Input Current vs. Differential Input Voltage


Figure 2. Output Voltage Swing vs. Supply Voltage


Figure 5. Typical Distribution of Offset Voltage Drift


Figure 8. Input Noise Spectral Density


Figure 3. Output Voltage Swing vs. Load Resistance


Figure 6. Output Impedance vs. Frequency


Figure 9. 0.1 Hz to 10 Hz Voltage Noise



Figure 13. Common-Mode Rejection vs. Frequency


Figure 16. Supply Current vs. Supply Voltage


Figure 11. Open-Loop Gain vs. Supply Voltage


Figure 12. Open-Loop Gain and Phase vs. Frequency


Figure 14. Large Signal Frequency Response


Figure 17. Small Signal Transient Response; $A_{V}=+1, R_{L}=2 \mathrm{k} \Omega$, $C_{L}=50 \mathrm{pF}$


Figure 18. Small Signal Transient Response; $A_{V}=+1, R_{L}=2 \mathrm{k} \Omega$, $C_{L}=1000 \mathrm{pF}$

## AD707

## OFFSET NULLING

The input offset voltage of the AD707 is the lowest available in a bipolar op amp, but if additional nulling is required, the circuit shown in Figure 19 offers a null range of $200 \mu \mathrm{~V}$. For wider null capability, omit R1 and substitute a $20 \mathrm{k} \Omega$ potentiometer for R2.


## GAIN LINEARITLLINTO A1 $\mathrm{k} \Omega$ LOAD

The gain and gain linearity of the AD70 are the hijghest available among monolithic bipolar amplifiers. Uplike other dc precision amplifiers, the AD707 shows no degradation in gain gain linearity when driving loads in excess of $1 \mathrm{k} \Omega$ over a $\pm \mathrm{I} \mathrm{V}$ output swing. This means high gain accuracy is assured over the output range. Figure 20 shows the gain of the AD707, OP07, and the OP77 amplifiers when driving a $1 \mathrm{k} \Omega$ load.
The AD707 will drive 10 mA of output current with no significant effect on its gain or linearity.


Figure 20. Gain Linearity of the AD707 vs. Other DC Precision Op Amps

## OPERATION WITH A GAIN OF 100

Demonstrating the outstanding dc precision of the AD707 in practical applications, Table I shows an error budget calculation for the gain of -100 configuration shown in Figure 21.

Table I. Error Budget

| Error Source | Maximum Error Contribution Av = 100 (C Grade) <br> (Full Scale: $\mathrm{V}_{\text {OUT }}=10 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=100 \mathrm{mV}$ ) |  |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | $15 \mu \mathrm{~V} / 100 \mathrm{mV}$ | $=150 \mathrm{ppm}$ |
| $\mathrm{I}_{\text {OS }}$ | $(100 \Omega)(1 \mathrm{nA}) / 100 \mathrm{mV}$ | $=1 \mathrm{ppm}$ |
| Gain ( $2 \mathrm{k} \Omega$ Load) | $\left(100 \mathrm{~V} / 8 \times 10^{6}\right) 100 \mathrm{mV}$ | $=13 \mathrm{ppm}$ |
| Noise | $0.35 \mu \mathrm{~V} / 100 \mathrm{mV}$ | $=4 \mathrm{ppm}$ |
| V ${ }_{\text {OS }}$ Drift | $\left(0.1 \mathrm{~V} /{ }^{\circ} \mathrm{C}\right) / 100 \mathrm{mV}$ | $=1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  |  | $\begin{aligned} & =168 \mathrm{ppm} \\ & +1 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |

Total Unadjusted Error


Figure 21. Gain of -100 Configuration
Although the initial offset voltage of the AD707 is very low, it is nonetheless the major contributor to system error. In cases requiring additional accuracy, the circuit shown in Figure 19 can be used to null out the initial offset voltage. This method will also cancel the effects of input offset current error. With the offsets nulled, the AD707C will add less than 17 ppm of error.
This error budget assumes no error in the resistor ratio and no errors from power supply variation (the 120 dB minimum PSRR of the AD707C makes this a good assumption). The external resistors can cause gain error from mismatch and drift over temperature.

## 18-BIT SETTLING TIME

Figure 22 shows the AD 707 settling to within $80 \mu \mathrm{~V}$ of its final value for a 20 V output step in less than $100 \mu \mathrm{~s}$ (in the test configuration shown in Figure 23). To achieve settling to 18 bits, any amplifier specified to have a gain of $4 \mathrm{~V} / \mu \mathrm{V}$ would appear to be good enough, however, this is not the case. In order to truly achieve 18 -bit accuracy, the gain linearity must be better than 4 ppm .
The gain nonlinearity of the AD707 does not contribute to the error, and the gain itself only contributes 0.1 ppm . The gain error, along with the $\mathrm{V}_{\mathrm{OS}}$ and $\mathrm{V}_{\mathrm{OS}}$ drift errors do not comprise 1 LSB of error in an 18-bit system over the military temperature range. If calibration is used to null offset errors, the AD707 resolves up to 20 bits at $+25^{\circ} \mathrm{C}$.

## 140 dB CMRR INSTRUMENTATION AMPLIFIER

The extremely tight dc specifications of the AD707 enable the designer to build very high performance, high gain instrumentation amplifiers without having to select matched op amps for the crucial first stage. For the second stage, the lowest grade AD707 is ideally suited. The CMRR is typically the same as the high grade parts, but does not exact a premium for drift performance (which is less critical in the second stage). Figure 24 shows an example of the classic instrumentation amp. Figure 25 shows that the circuit has at least 140 dB of common-mode rejection for $\mathrm{a} \pm 10 \mathrm{~V}$ common-mode input at a gain of $1001\left(\mathrm{R}_{\mathrm{G}}=20 \Omega\right)$.
 does not change as the inpht is sw pt through the futteommonmode range. The value of $R_{G}$, should/then be selected to achieve the desired gain. Matched resistors should bolused for the output stage so that $\mathrm{R}_{\mathrm{CM}}$ is as small as possible. The small r the value Of $\mathrm{R}_{\mathrm{CM}}$, the lower the noise introduced by potentiometer wiper vibrations. To maintain the CMRR at 140 dB over a $20^{\circ} \mathrm{C}$ range, the resistor ratios in the output stage, $\mathrm{R} 1 / \mathrm{R} 2$ and R3/R4, must track each other better than $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.


Figure 25. Instrumentation Amplifier Common-Mode Rejection

Figure 23. Op Amp Settling Time Test Circuit

## PRECISION CURRENT TRANSMITTER

The AD707＇s excellent dc performance，especially the low offset voltage，low offset voltage drift and high CMRR，makes it possible to make a high precision voltage－controlled current transmitter using a variation of the Howland Current Source circuit（Figure 26）．This circuit provides a bidirectional load current which is derived from a differential input voltage．

The performance and accuracy of this circuit will depend almost entirely on the tolerance and selection of the resistors．The scale resistor（ $\mathrm{R}_{\text {SCALE }}$ ）and the four feedback resistors directly affect the accuracy of the load current and should be chosen carefully or trimmed．
As an example of the accuracy achievable，assume $I_{L}$ must be 10 mA ，and the available $\mathrm{V}_{\mathrm{IN}}$ is only 10 mV ．
$\mathrm{R}_{\text {SCALE }}=10 \mathrm{mV} / 10 \mathrm{~mA}=1 \Omega$
$\mathrm{I}_{\text {ERror }}$ due to the AD707C：

$$
\text { Maximum } \mathrm{I}_{\text {ERROR }}=2\left(\mathrm{~V}_{\mathrm{OS}}\right) / \mathrm{R}_{\text {SCALE }}+2\left(\mathrm{~V}_{\mathrm{OS}} \text { Drift }\right) / \mathrm{R}_{\text {SCALE }}+
$$

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{OS}}\left(100 \mathrm{k} / \mathrm{R}_{\mathrm{SCALE}}\right) \\
= & 2(15 \mu \mathrm{~V}) / 1 \Omega+2\left(0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right) / 1 \Omega \\
& \quad+1 \mathrm{nA}(100 \mathrm{k}) / 1 \Omega\left(1.5 \mathrm{nA} @ 125^{\circ} \mathrm{C}\right) \\
= & 30 \mu \mathrm{~A}+0.2 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}+100 \mu \mathrm{~A}
\end{aligned}
$$

$$
\left(150 \mu \mathrm{~A} @ 125^{\circ} \mathrm{C}\right)
$$

$$
=130 \mu \mathrm{~A} / 10 \mathrm{~mA}=1.3 \% @ 25^{\circ} \mathrm{C}
$$

$$
=180 \mu \mathrm{~A} / 10 \mathrm{~mA}=1.8 \% @ 125^{\circ} \mathrm{C}
$$

difft, high accuracy resistors are required to achieve high


8－Pin Metal Can
（H－08A）


8－Pin Cerdip
（Q－8）



8－Lead SOIC
（SO－8）


