

Programmable Digital QPSK/16-QAM Modulator

AD9853

FEATURES



GENERAL DESCRIPTION

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Parameter	Temp	Test Level	Min	Тур	Max	Units
REF CLOCK INPUT CHARACTERISTICS						
Frequency Range						
6× REFCLK Disabled (+3.3 V Supply)	Full	IV	42		126	MHz
6× REFCLK Enabled (+3.3 V Supply)	Full	IV	7		21	MHz
6× REFCLK Disabled (+5 V Supply)	Full	IV	108		168	MHz
6× REFCLK Enabled (+5 V Supply)	Full	IV	18		28	MHz
Duty Cycle	+25°C	IV	40		60	%
Input Capacitance	+25°C	V		3		pF
Input Impedance	+25°C	V		100		MΩ
DAC OUTPUT CHARACTERISTICS						
Resolution				10		Bits
Full-Scale Output Current	+25°C	IV	5	10	20	mA
Gain Error	+25°C	Ι	-10		+10	% FS
Output Offset	+25°C	Ι			10	uA
Output Offset Temperature Coefficient	Full	V		50		nA/°C
Differential Nonlinearity	+25°C	I		0.5	0.75	LSB
Integral Nonlinearity	+25°C	I		0.5	1.5	LSB
Output Capacitance	+25°C	v		5		pF
Phase Noise 1 kHz Offset, 40 MHz Agur				2		P-
6× REFCHK Engoled	+25°C	V		-100		dBc
6× REFCLK Disabled	+25°C	v		-110		dBc
Voltage/Compliance Range	+25°C	Ţ	-0.5	110	+1.5	V
Wideband SFDR (Single Tone):	. 25 0	-	0.5		. 115	•
	+25°C	IV	62	68		dBc
20 NHz Agur	+85°C	IV	52	54		dBc
42 MHz Agur	$\rightarrow 23^{\circ}C$	W	48	50		dBc
$65 \text{ MHz } A_{\text{OUT}}^{1}$	+25°C/	liv r	-42	44		dBc
MODULATOR CHARACTERISTICS		1 1	\sim		<	
	+250	/ w /	L_{18}		\sim	JB
Adjacent Channel Power	+25%		- 44	г	1	dkm
Error Vector Magnitude	+2540		HT I	/ 1		
In Band Spurious Emission		<u> </u>	_	1	*	
5 MHz 42 MHz 4	±25°C			12	' /	dBa
5 MHz 65 MHz Δ ¹	+25°C		$\overline{}$	42		
Preshand Amplitude Pinnle	+25°C	IV V		+0.2	\neg	
	1250	v		±0.5		
IIMING CHARACTERISTICS						
Serial Control Bus	IZ11	13.7			05	MIT-
Maximum Frequency	Full		10		20	MHZ
Minimum Clock Pulsewidth Low (t _{PWL})	Full		10			ns
Minimum Clock Pulsewidth High (t _{PWH})	Full		10			ns
Maximum Clock Rise/Fall Time	Full		100			ns
Minimum Data Setup Time (t _{DS})	Full		10			ns
Minimum Data Hold Time (t _{DH})	Full		10			ns
Minimum Clock Setup—Stop Condition (t _{CS})	Full		10			ns
Minimum Clock Hold—Start Condition (t _{CH})	Full	IV	10			ns
KESEI			10			
Minimum T_X ENABLE Low to RESET Low (t_{TR})	Full		10			ns
Minimum RESET High to Start Condition (t_{RH})	Full	IV	10			ns
FEU ENABLE			0			
Minimum FEC ENABLE/DISABLE to T_X ENABLE High (t _{FH})	Full		0			ns
$\underbrace{\text{Minimum FEC ENABLE/DISABLE to } T_X \text{ENABLE Low } (t_{FL})$	Full	IV	0			ns

+150°C

6 V

m

-65°C

 40°

Parameter	Temp	Test Level	Min	Тур	Max	Units
TIMING CHARACTERISTICS (Continued)						
Wake-Up Time-PLL Power-Down	+25°C	IV		1		ms
Wake-Up Time-DAC Power-Down	+25°C	IV		200		μs
Wake-Up Time-Digital Power-Down	+25°C	IV		5		μs
Data Latency (t _{DL})	+25°C	IV		6		Symbols
Minimum RESET Pulsewidth Low (t _{RL})	+25°C	IV		10		ns
CMOS LOGIC INPUTS						
Logic "1" Voltage, +5 V Supply	+25°C	I	+3.5			V
Logic "1" Voltage, +3.3 V Supply	+25°C	I	+3.0			V
Logic "0" Voltage	+25°C	I			+0.4	V
Logic "1" Current	+25°C	I			12	μA
Logic "0" Current	+25°C	I			12	μA
Input Capacitance	+25°C	V		3		pF
POWER SUPPLY ²						
$+V_8$ Current (+3.3 V + 5%)						
Full Operating Conditions	+25°C	I		184	230	mA
With PLL Power-Down Enabled	+25°C	I		178	224	mA
With DAC Power-Down Enabled	+25°C	I		170	216	mA
With Digital Power-Down Enabled	+25°C	I		36	54	mA
With All Rower-Down Enabled	+25°C	I		16	20	mA
+V Current +5 V +5%	+25°C	I		400	595	mA

¹Reference clock 28 /IHz with clock multiplier enabled; supply voltage = +5 V²Maximum values are obtained under worst case operating modes. Typical values are valid for most applications.

subject to ithou Specifications

EXPLANATION OF TEST LEVELS

- Test Level
- I 100% Production Tested.
- III Sample Tested Only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI Devices are 100% production tested at +25°C and guaranteed by design and characterization testing for industrial operating temperature range.

M RATT

eratu

ORDERING GUIDE

reliability.

AB\$OLUT/E MAXIMI

Digital Output Current

Operating Temperature

Storage Temperature

Digital Inputs

Makinfum Junction Temp

Model	Temperature	Package	Package
	Range	Description	Option
AD9853AS	-40°C to +85°C	Metric Quad Flatpack (MQFP)	S-44A

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9853 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN FUNCTION DESCRIPTIONS

PIN CONFIGURATION

Pin #	Pin Name	Pin Function	44-Lead Metric Quad Flatpack (S-44A)	
1, 7, 9, 10, 36, 39, 44	DGND	Digital Ground	L Z Z Z	
2, 8, 37, 40, 43 3	DVDD Control Bus Clock	Digital Supply Voltage Bit Clock for Control Bus Data		
4 5 6 11, 26, 31	Control Bus Data In FEC Enable Address Bit Test Data Out	Control Bus Data In Enables/Disables FEC Address Bit for Control Bus Factory Use—Serial Test Data	DGND 1 DVDD 2 PIN 1 DENTIFIER DVDD 2 RESET 32 RESET 31 TEST DATA OUT CONTROL 3 BUS DATA IN BUS DATA IN FEC ENABLE 5 AD9853 29 TEST DATA IN	г
12, 13 14 15 16, 19, 23 17	PLL GND PLL VCC PLL Filter AGND NC	PLL Ground Supply Voltage for PLL PLL Loop Filter Connection Analog Ground No Connect	ADDRESS BIT 6 TOP VIEW 28 TEST LATCH DGND 7 (Not to Scale) 27 TEST CLK DVDD 8 26 TEST DATA OU DGND 9 25 IOUTB DGND 10 24 IOUT TEST DATA 11 23 AGND	r
18 20, 22 21 24	DAC Reet AVDD DAC Baseline IOUT	Rset Resistor Connection Analog Supply Voltage DAC Baseline Voltage Analog Current Output of the	NC = NO CONNECT	
25	IOUTB	DAC Complementary Analog Cur- rent Output of the DAC		
27 28 29	Test CLK Test Latch Test Data In	Factory Use—Scan Latch Factory Use—Scan Latch Factory Use—Serial Test Data		
30	Test Data Enable	In Factory Use—Serial Test Data Enable, Grounded for Normal Operation		
32 33 34	RESET CA Enable CA Clock	Master Device Reset Function Cable Amplifier Enable Cable Amplifier Serial Control		
35	CA Data	Clock Cable Amplifier Serial Control Data		
38	REF CLK IN	Reference Clock Input		
41 42	Data In T _X ENABLE	Input Serial Data Stream Pulse that Frames the Valid Input Data Stream		

Table I. Modulator Function Description						
Modulation Encoding Format	FSK*, QPSK, DQPSK, 16-QAM, D16-QAM, Selectable via Control Bus					
Output Carrier Frequency Range	DC – 63 MHz with +3.3 V Supply Voltage DC – 84 MHz with +5 V Supply Voltage					
Serial Input Data Rate	Evenly Divisible Fraction of Reference Clock					
Pulse-Shaping FIR Filter	41 Tap, Linear Phase, 10-Bit Coefficients Fully Programmable via Control Bus					
Interpolation Range	Interpolation Rate = $(4/M) \times (ICIC1) \times (ICIC2)$ where: $M = 2$ for QPSK, $M = 4$ for 16-QAMMinimum and Maximum RatesMinimum Interpolation Rate—QPSK = $2 \times 3 \times 2 = 12$ 16 -QAM = $1 \times 4 \times 3 = 12$ Maximum Interpolation Rate—QPSK = $2 \times 31 \times 63 = 3906$ 16 -QAM = $1 \times 31 \times 63 = 1953$ These are the minimum and maximum interpolation ratios from the input data rate to the system clock. The interpolation range is a function of the fixed interpolation factor of four in the FIR filters, the programmed CIC filter interpolation rates (ICIC1, ICIC2), as well					
Maximum Reference Clock Frequency 64 REFCLK RS FEC	as system timing constraints. +3.3 V Supply: 21 MHz with 6× REFCLK enabled, 126 MHz with 6× REFCLK disabled +5 V Supply: 28 MHz with 6× REFCLK enabled, 168 MHz with 6× REFCLK disabled Eixed 6× reference clock multiplier, enable/disable control via control bus Enable/disable via control bus and dedicated control pin. Control pin enable/disable function: Logic "1" = Enable logic "0" = Disable Primitive Polynomial: $p(x) = x^8 + x^4 + x^3 + x^2 + 1$ Code Generator Polynomial: $g(x) = (x + \alpha^0)(x + \alpha^1)(x + \alpha^2) - (x + \alpha^{2t-1})$ Selectable via Costrol Bus t = 0-10 (Programmable) Codeword Length (N) = 25b max (Programmable) N = K + 2 t (K Range = $16 \le K \le 255 - B$ t FEC/Randomizer can be transposed in signal chain via control bus					
I/Q Channel Spectrum	$I \times COS + Q \times SIN$ (default) or $I \times COS - Q \times SIN$, selectable via solution but.					
Preamble Insertion	0–96 Bits, Programmable Length and Content					
Randomizer	 Enable/Disable Control via Control Bus Generating Polynomial: x⁶ + x⁵ + 1, Programmable Seed (Davic/DVB-Compliant) or x¹⁵ + x¹⁴ + 1, Programmable Seed (DOCSIS-Compliant) Randomizer and FEC blocks can be transposed in signal chain, via control bus. 					

*In FSK mode, F0:F1 are direct DDS Cosine output. The two interpolator stages of the AD9853 are not used in the FSK mode and should be programmed for maximum interpolation rates to reduce unnecessary current consumption. This means that Interpolator #1 should be set to a decimal value of 31, and Interpolator #2 should be set to decimal value of 63. This is easily accomplished by programming Registers 12 and 13 (hex) with the values of FF (hex).

Register Address				DATA				
(Note 1)	D 7	D6	D5	D4	D3	D2	D1	D0
00h	MSB	Value of K (Mess	age Length in Bytes) for Reed-Solomon I	Encoder, where 16 ₁	$_0 \le K \le 255_{10}$ (Not	te 2)	LSB
01h	MSB	The Number of 0 Errors (t) for the <i>Encoder</i> , where 0 For $t = 0$, the RS effectively disable	Correctable Byte Reed-Solomon $\leq t \leq 10_{10}$. encoder is ed.	LSB	Randomizer Insertion 0 = After RS 1 = Before RS	Randomizer L $00_2 = 6$ Bit $01_2 = 15$ Bit $10_2 =$ Random $11_2 =$ Random	ength nizer OFF nizer OFF	(Note 3)
02h	MSB	Lower Eight Bits	of Seed Value for 15	5-Bit Randomizer (1	Not Used for 6-Bit	Randomizer)		LSB
03h	MSB	Upper Seven Bits – OR – Seed Value for 6-1	of Seed Value for 1 Bit Randomizer (D)	5-Bit Randomizer 1 not used in this ca	se).		LSB	
04h	MSB	Preamble Length	(L) where $0 \le L \le 9$	96 Bits (Note 4)			LSB	
05h	Modulation Mode $000_2 = QPSK, 001_2 = 1$ $011_2 = D16-QAM, 100$	DQPSK, $010_2 = 160_2$	-QAM					
06h	The MSB of the pream	ble always resides in	D7 of Address 11h	and is the first prea	mble bit to be clock	ed out of the devic	e during trans	mission of
: /	a packet. Up to 96 bits	of preamble are avail	able as specified in I	Register 04h. Unuse	ed bits are don't care	$e ext{ for } L < 96.$		
11h	MISB	\searrow	Preamble Data	a. (Note 5)				
12h	())/l	MSB	Interpolator #2 Rate Change F	1: RATE Factor (<i>R</i>) where 3 ₁₀	$0 \le R \le 31_{10}$	LSB		
13h	$\bigvee / _{\Gamma}$	MSB (Rate Change F	2: RATE actor (R) where 2 ₁₀	$0 \le R \le 63_{10}$		LSB	
14h	MSB	Interpolator #1:	SCALE	$\bigcirc)$		$2 \times$ Multiplier 0 = OFF 1 = ON		
15h ⁶	MSB	Interpolator #2.	SCALE	\searrow	/_/	/ L\$B		
16h : 19h	MSB		Frequency Tu FSK Mode: Sp All Other Mod	ning Word #1 becifies the "space" les: Specifies the com	frequency (F0).		77	ISB
1Ah			Frequency Tu	ning Word #2				
:			FSK Mode: Sp	pecifies the "mark" f	frequency (F1).			
1Dh	MSB		(Addresses 1A	h–1Dh are only vali	d for FSK mode.)			
1Eh ⁵	MSB-2	MSB-3	10-Bit FIR En	d Tap Coefficient, a	a ₀			LSB ₀
1Fh	MSB ₀	MSB-1	<		———Unused Bi	its — — — — — — –		`````````````````````````````````
:			FIR Intermedi	ate Tap Coefficients	s, $a_1 - a_{19}$			
46h	MSB-2	MSB-3	10-Bit FIR Ce	nter Tap Coefficien	t, a ₂₀			LSB ₂₀
47h	MSB ₂₀	MSB-1	<		———Unused Bi	its — — — — — — –		>
	Spectrum	Digital Power	6× RefClk	PLL Mode	DAC Mode			
48h	$0 = I \times Cos + Q \times Sin$	0 = Normal	0 = Off	0 = Awake	0 = Awake			
(Note 7)	$1 = I \times Cos - Q \times Sin$	1 = Shutdown	1 = On	1 = Sleep	1 = Sleep			
49h (Note 8)	MSB	The absolute gain	AD8320 Cabl , A_V , of the AD8320	e Driver Gain Con 0 is given by: $A_V =$	trol Byte (GCB) $0.316 + 0.077 \times G$	GCB (where $0 \le G$	CB ≤ 255 ₁₀)	LSB

Table II. Control Register Functional Assignment

NOTES

¹The 8-bit *Register Address* is preceded by an 8-bit *Device Address*, which is given by 000001XY, where the value of Bits X and Y are determined as follows:

Х	Voltage Applied to Pin 6	Y	Desired Register Function
0	GND	0	WRITE
1	+V _S	1	READ

²This register must be loaded with a nonzero value even if the RS encoder has been disabled by setting T = 0 in register 01h.

³Unused regions are *don't care* bit locations.

 4 If a preamble is not used this register *must* be initialized to a value of 0 by the user. 5 Addresses 06h–011h and 1Eh–47h are write only.

 $^6\text{Readback}$ of register 15h results in a value that is $2\times$ the actual programmed value. This is a design error in the readback function.

⁷Assertion of RESET (Pin 32) sets the contents of this register to 0.

⁸Registers 0h–48h may be written to using a single register address followed by a contiguous data sequence (see Figure 27). Register 49h, however, must be written to individually; i.e., a separately addressed 8-bit data sequence.

Typical Performance Characteristics–AD9853

Modulated Output Spectrum with 3.3 V Supply, α = 0.25, 20.48 MHz REFCLK



Modulated Output Spectrum with 5 V Supply, α = 0.25, 27.5 MHz REFCLK







Figure 9. A_{OUT} = 42 MHz

Figure 12. A_{OUT} = 65 MHz (+5 V Supply, 27.5 MHz REFCLK)

Output Phase Noise Plots, $A_{\text{OUT}} = 40 \text{ MHz}$



Figure 15. Adjacent Channel Power, A_{OUT} = 30 MHz, 2.56 MS/s, Channel BW = 3.2 MHz (α = 0.25)

Typical Plots of Eye Diagrams and Constellations





Figure 20. Max CLK Rate vs. Ambient Temperature (To Ensure Max Junction Temp is Not Exceeded)



Figure 23. PWR Consumption vs. Bit Rate



Figure 21. Power Consumption vs. Bit Rate



Figure 22. Spurious Emission vs. Bit Rate vs. A_{OUT}

Figure 24. Power Consumption vs. Burst Duty Cycle



Figure 25. Spurious Emission vs. Bit Rate vs. A_{OUT}

T _X ENABLE	NOTE: DATA RATE MUST BE PRECISELY
DATA IN	OF T _X ENABLE D1 D2 D3 D4 D5 D6 D7 DN DON'T CARE D1 D2 D3 D4 D5 D6 D7 DN DON'T CARE
INTERNAL CODE- WORD STRUCTURE AT R-S OUTPUT	DATA PACKET = K BYTES FEC PARITY (2T BYTES) DATA PACKET = K BYTES FEC PARITY (2T BYTES) ONE CODEWORD Image: Contemportant of the second
T _X ENABLE TO A _{OUT} LATENCY	
T _X ENABLE	FRAME STRUCTURE FOR MULTIPLE CODE WORDS OR CONTINOUS TRANSMISSION:
	D1 D2 D3 D4 D5 D6 D7 DN DON'T CARE D1 D2 D3 D4 D5 D6 D7 DN DON'T CARE
(\bigcirc)	DATA PACKET = K BYTES FEC PARITY (2T BYTES) DATA PACKET = K BYTES FEC PARITY (2T BYTES) NPUT DATA PROCESSING:
T _X ENABLE INTERNAL BIT CLOCK	
DATA IN	D1 D2 D3 D4 D5 D59 D60 D61 062 D69 D64 065 DN
ENCODER INPUT	PREAMBLE LENGTH = 96 BITS MAXIMUM DURING THIS INTERVAL THE DATA IS R-S ENCODED, RANDOMIZED, AND DELAYED TO SYNCHRONIZE WITH THE END OF THE PREAMBLE DATA.
C	MPLETE FRAME AS PRESENTED TO MODULATOR ENCODER:
	PREAMBLE CODEWORD(S)
NOTES ON BURS 1. PACKET LENG 2. IN FEC MODE 3. IF NECESSAR ¹	T TRANSMISSION OPERATION: ITI = NUMBER OF INFORMATION BYTES, K _X ENABLE MUST BE KEPT HIGH FOR N × (K+2T) BYTES WHERE N IS THE NUMBER OF CODEWORDS , ZERO FILL THE LAST CODEWORD TO REACH ASSIGNED K DATA BYTES PER CODEWORD

FRAME STRUCTURE: MIN T_XENABLE LOW TIME = PREAMBLE + 8 SYMBOLS. (EQUATES TO 8 SYMBOLS MINIMUM SPACING BETWEEN BURSTS WITH NO CHANGE IN PROFILE)

4. THE INPUT DATA IS SAMPLED AT THE BIT RATE FREQUENCY (f_B) WITH THE FIRST SAMPLE TAKEN AT $\frac{1}{2 \times (f_B)}$ SECONDS AFTER THE RISING EDGE OF T_xENABLE

5. PREAMBLE DELAY = (# OF PREAMBLE BITS) (BIT RATE FREQUENCY)

6. DATA RATE MUST BE EXACT SUB-MULTIPLE OF REFERENCE CLOCK.

Figure 26. Data Framing and Processing







Figure 30. Serial Control Interface Timing Diagram



Figure 32. Basic Implementation of AD9853 Digital Modulator and AD8320 Programmable Cable Driver Amplifier in Return-Path Application

THEORY OF OPERATION

The AD9853 is a highly integrated modulator function that has been specifically designed to meet the requirements of the HFC upstream function for both interoperable and proprietary system implementations. The AD8320 is a companion cable driver amplifier with a digitally-programmable gain function, that interfaces to the AD9853 modulator and directly drives the cable plant with the modulated carrier. Together, the AD9853 and AD8320 provide an easily implementable transmitter solution for the HFC return-path requirement.

CONTROL AND DATA INTERFACE

As shown in the device's block diagram on the front page, the various transmit parameters, which include the input data rate, modulation format, FEC and randomizer configurations, as well as all the other modulator functions, are programmed into the AD9853 via a serial control bus. The AD8320 cable driver amp gain can be programmed directly from the AD9853 via a 3-wire bus by writing to the appropriate AD9853 register. The AD9853 also contains dedicated pins for FEC enable/disable and a RESET function.

Note: T_xENABLE pin must be held low for the duration of all serial control bus operations.

The AD9853's serial control bus consists of a bidirectional data line and a clock line. Communication is initiated upon a start condition, which is defined as a high-to-low transition of the data line while the clock is held high. Communication terminates upon a stop condition, which is defined as a low to-high transition in the data line while the clock is held high. Ordinarily, the data line transitions only while the clock line is low to avoid a start or stop condition. Data is always written or read back in 8-bit bytes followed by a single acknowledge bit. The microcontroller or ASIC (i.e., the bus master) transfers eight data bits and the AD9853 (i.e., the slave) issues the acknowledge bit. The acknowledge bit is active low and is clocked out on every ninth clock pulse. The bus master must three-state the data line during the ninth clock pulse and allow the AD9853 to pull it low.

A valid write sequence consists of a minimum of three bytes. This means 27 clock pulses (three bytes with nine clock pulses each) must be provided by the bus master. The first byte is a chip address byte that is predefined except for Bit Positions 1 and 0. Bit Positions 7, 6, 5, 4 and 3 must be zero. Bit Position 2 must be a one. Bit 1 is set according to the external address pin on the AD9853 (1 if the pin is connected to $+V_S$; 0 if the pin is grounded). Bit 0 is set to 1 if a read operation is desired, 0 if a write operation is desired. The second byte is a register address with valid addresses between 00h and 49h. An address which is outside of this range will not be acknowledged. The third byte is data for the address register. Multiple data bytes are allowed and loaded sequentially. That is, the first data byte is written to the addressed register and any subsequent data bytes are written to subsequent register addresses. It is permissible to write all registers by issuing a valid chip address byte, then an address byte of 00h and then 72 (48h) data bytes. Address 49h must be written independently, that is, not in conjunction with any other address.

A valid read sequence consists of a minimum of four bytes (refer to Figure 27). This means the bus master must provide 36 clock pulses (four bytes with nine clock pulses each). Like the write sequence, the first two bytes are the Chip Address Byte, with the read/write bit set to 0, and the readback register address. After the slave provides an acknowledge at the end of the register address, the master must present a START condition on the bus, followed by the Chip Address Byte with the read/write bit set to a 1. The slave proceeds to provide an acknowledge. During the next eight clocks the slave will write to the bus from the register address. The master must provide an acknowledge on the ninth clock of this byte. Any subsequent clocks from the master will force the slave to read back from subsequent registers. At the end of the read-back cycle, the MASTER must force a "no-acknowledge" and then a STOP condition. This will take the SLAVE out of read-back mode. Not all of the serial control bus registers can be read back. Registers (06h–11h) and (1Eh– 47h) are write only. Also, like the writing procedure, register 49h must be read from independently.

INPUT DATA SYNCHRONIZATION

The serial input data interface consists of two pins, the serial data input pin and a T_x ENABLE pin. The input data arrives at the bit rate and is framed by the T_x ENABLE signal as shown in Figure 26. A high frequency sampling clock continuously samples the T_x ENABLE signal to detect the rising edge. Once the rising edge of T_x ENABLE is detected, an internal sampler strobes the serial data at the correct point in time relative to the positive T_x ENABLE transition and then continues to sample at the correct interval based on the programmed Input Data rate. For proper synchronization of the AD9853, 1) the input burst data must be accurately framed by T_x ENABLE and 2) the input data rate must be an exact even submultiple of the system clock. Typically this will require that the input data rate clock be synchronized with reference clock.

REED-SOLOMON ENCODER

The AD9853 contains a programmable Reed Solomon (R-S) encoder capable of generating an (N, K) code where N is the code word length and K is the message length.

Error correction becomes vital to reliable communications when the transmission channel conditions are less than ideal. The original message can be precisely reconstructed from a corrupted transmission as long as the number of message errors is within the encoder's limits. When forward error correction (FEC) is engaged, either through the serial control interface bus or hardware (logic high at Pin 5), it is implemented using the following MCNS-compatible field generator and primitive polynomials:

Primitive Polynomial:
$$p(x) = x^8 + x^4 + x^3 + x^2 + 1$$

Code Generator Polynomial: $g(x) = (x + a^0)(x + a^1)(x + a^2)$

omial:
$$g(x) = (x + a^0)(x + a^1)(x + a^2)$$

... $(x + a^{2t-1})$

The code-word structure is defined as follows:

$$N = K + 2t \ (bytes)$$

where:

- N = code-word length
- K = message length (in bytes), programmable from 16–255
- t = number of byte errors that can be corrected programmable from 0–10.

A *Code Word* is the sum of the *Message Length* (in bytes) and number of *Check Bytes* required to correct byte errors at the

receive end. The values actually programmed on the serial control bus are "K" and "t," which will define N as shown in the above code-word structure equation. As can be seen from the code-word structure equation, two check bytes are required to correct each byte error. Setting t = 0 and K > 0 will bypass the Reed-Solomon encoding process.

Since Reed-Solomon works on bytes of information and not bits, a single byte error can be as small as one inverted bit out of a byte, or as large as eight inverted bits of one byte; in either instance the result is one byte error. For example, if the value "t" is specified as 5, the R-S FEC could be correcting as many as 40, or as few as 05, erroneous bits, but those errors must be contained in 5 message bytes. If the errors are spread among more than five bytes, the message will not be fully error corrected.

When using the R-S encoder, the message data needs to be partitioned or "gapped" with "don't care" data for the time duration of the check bytes as shown in the timing diagram of Figure 26. During the intervals between message data, the device ignores data at the input.

The position of the RS encoder in the coding data path can be switchen with the randomizer by exercising Register 1, Bit D3, via the serial control bus.

RANDOMIZER FUNCTION

The next stage in the modulation chain is the randomizing or "scrambling" stage. Randomizing is necessary due to the fact that impairments in digital transmission can be a function of the statistics of the digital source. Receiver symbol synchronization is more easily maintained if the input sequence appear random or equiprobable. Long strings of 0s or 1s can cause a bit or symbol synchronizer to lose synchronization. If there are repetitive patterns in the data, discrete spurs can be produced, causing interchannel interference. In modulation schemes relying on suppressed carrier transmission, nonrandom data can increase the carrier feedthrough. Using a randomizer effectively "whitens" the data.

The technique used in the AD9853 to randomize the data is to perform a modulo 2 logic addition of the data with a pseudorandom sequence. The pseudorandom sequence is generated by a shift register of length *m* with an exclusive OR combination of the nth bit and the last (mth) bit of the shift register that is fed back to the shift register input. By choosing the appropriate feedback point, a maximal length sequence is generated. The maximal length sequence will repeat after every 2^m clock cycles, but appears effectively "random" at the output. The criterion for maximal length is that the polynomial $1 + x^n + x^m$ be irreducible and prime over the Galois field. The AD9853 contains the following two polynomial configurations in hardware:

 $x^{15} + x^{14} + 1$:MCNS (DOCSIS) compatible.

$x^6 + x^5 + 1$:DAVIC/DVB compatible.

The seed value is fully programmable for both configurations. The seed value is reset prior to each burst and is used to calculate the randomizer bit, which is combined in an exclusive XOR with the first bit of data from each burst. The first bit of data in a burst is the MSB of the first symbol following the last symbol of the internally generated preamble.

PREAMBLE INSERTION BLOCK

As shown in the block diagram of the AD9853, the circuit includes a programmable preamble insertion register. This register is 96 bits long and is transmitted upon receiving the $T_XENABLE$ signal. It is transmitted without being Reed-Solomon encoded or scrambled. Ramp-up data, to allow for receiver synchronization, is included as the first bits in the preamble, followed by user burst profile or channel equalization information. The first bit of R-S encoded and scrambled information data is timed to immediately follow the last bit of preamble data.

For most modulation modes, a minimum preamble is required. This minimum is one symbol, two bits for DQPSK or four bits for either 16-QAM or D16-QAM. No preamble is required for either FSK or QPSK.

In conformance with DAVIC/DVB standards, the preamble is not differentially coded in DQPSK mode. However the preamble data can be differentially precoded when loaded into the preamble register. The last symbol of the preamble is used as the reference point for the first internal differentially coded symbol so the preamble and data will effectively be coded differentially. In the D16-QAM mode, the preamble is always differentially coded internally.

MODULATION ENCODER

The preamble, followed by the encoded and scrambled data is then modulation encoded according to the selected modulation format. The available modulation formats are FSK, QPSK, DQPSK, 16 QAM and D16 QAM. The corresponding symbol constellations support the interactive HFC cable specifications called out by MCNS (DOCSIS), 802.14 and DAVIC/DVB. The data arrives at the modulation encoder at the input bit fate and is demultiplexed as modulation encoded symbols into sepa rate I and Q paths. For QPSK and DQPSK, the symbol rate is one-half of the bit rate and each symbol is comprised of two bits. For 16-QAM and D16-QAM, the symbol rate is onefourth the bit rate and each symbol is comprised of four bits. In the FSK mode, although the 1 and 0 data is entered into the serial data input, it effectively bypasses the encoding, scrambling and modulation paths. The FSK data is directly routed to the direct digital synthesizer (DDS) where it is used to switch the DDS between two stored tuning words (F0:F1) to achieve FSK modulation in a phase-continuous manner. By holding the input at either 1 or 0, a single frequency continuous wave can be output for system test or CW transmission purposes.

Differential encoding of data is frequently used to overcome phase ambiguity error or a "false lock" condition that can be introduced in carrier-recovery circuits used to demodulate the signal. In straight QPSK and 16-QAM, the phase of the received signal is compared to that of a "recovered carrier" of known phase to demodulate the signal in a coherent manner. If the phase of the recovered carrier is in error, then demodulation will be in error. Differential encoding of data at the transmit end eliminates the need for absolute phase coherency of the recovered carrier at the receive end. If a coherent reference generated by a phase lock loop experiences a phase inversion while demodulating in a differentially coded format, the errors would be limited to the symbol during which the inversion occurred and the following symbol. Differential coding uses the phase of the "previously transmitted symbol" as a reference point to compare to the current symbol. The change in phase from one symbol to

the next contains the message information and is used to demodulate the signal instead of the absolute phase of the signal. The transmitter and receiver must use the same symbol derivation scheme.

Differential encoding in the AD9853 occurs while data still exists as a serial data stream. When in straight QPSK or 16-QAM, the serial data stream passes to the symbol mapper/format encoder stage without modification. When differential encoding is engaged, the serial data stream is modified prior to the symbol mapper/format stage according to Table VI. Only I1 and Q1 are modified, even in the D16-QAM mode whose symbols are composed of Q1, I1, Q0, I0. In D16-QAM, only the two MSBs of the 4-bit symbol are modified; furthermore, the "previously transmitted symbol" referred to in Table VI are the two MSBs of the previous 4-bit symbol.

Symbol mapping for QPSK and DQPSK are identical. Symbol mapping for 16-QAM and D16-QAM are slightly different (see Figure 37) in accordance with MCNS (DOCSIS) specifications.

Special Note: For most modulation modes, a minimum preamble is required. For DQPSK the minimum preamble is one symbol (2 bits) and for fither 16-QAM or D16-QAM the minimum preamble is one symbol (4 bits). For FSK or QPSK, no preamble is required.

User should be additionally aware that in the DQPSK mode the preamble is not differentially encoded in accordance with MCNS (DOCSIS) specifications. If the preamble must be differentially encoded, it can "pre-encoded" using the derivation in Table VI. In D16-QAM, the preamble is always differentially encoded as is the "payload" data.

When initiating a new differentially encoded transmission, the "previously transmitted symbol" is always the last symbol of the preamble.

PROGRAMMABLE PULSE-SHAPING FIR FILTERS

The I and Q data paths of the modulator each contain a pulse shaping filter. Each is a 41-tap, linear phase FIR. They are used to provide bandwidth containment and pulse shaping of the data in order to minimize intersymbol interference. The filter coefficients are programmable, so any realizable linear phase response characteristic may be implemented. The linear phase restriction is due to the fact that the user may only define the center coefficient and the lower 20 coefficients. The hardware fills in the upper 20 coefficients as a mirror image of the lower 20. This forces a linear phase response. It should also be noted that the pulse shaping filter upsamples the symbol rate by a factor of four.

Normally, a *square-root raised cosine* (SRRC) response is desired. In fact, the AD9853 Evaluation Board software driver implements an SRRC response. When using the SRRC response, an excess bandwidth factor (α) is defined that affects the low pass roll-off characteristic of the filter (where $0 \le \alpha \le 1$). When $\alpha = 0$, the SRRC is an ideal low-pass filter with a "brick wall" at one-half of the symbol rate (the Nyquist bandwidth of the data). Although this provides maximum bandwidth containment, it has the adverse affect of causing the tails of the time domain response to be large, which increases intersymbol interference (ISI). On the other hand, when $\alpha = 1$, the SRRC yields a smooth roll-off characteristic that significantly reduces the time domain tails, which improves ISI. Unfortunately, the cost of this benefit is a doubling of the bandwidth of the data signal. Values of α between 0 and 1 yield a tradeoff between excess bandwidth in the frequency domain and tail suppression in the time domain.

The FIR filter coefficients for the SRRC response may be calculated using a variety of methods. One such method uses the *Inverse Fourier Transform Integral* to calculate the impulse response (time domain) from the SRRC frequency response (frequency domain). An example of this method is shown in Figure 33. Of course, this method requires that the SRRC frequency response be known beforehand.

The FIR filters in the AD9853 are implemented in hardware using a fixed point architecture of 10-bit, twos complement integers. Thus, each of the filter coefficients, a_i , is an integer such that:

 $-512 \le a_i \le 511$ [i = 0, 1, ..., 40]

PROGRAMMABLE INTERPOLATION FILTERS

The AD9853 employs two stages of interpolation filters in each of the I and Q channels of the modulator. These filters are implemented as Cascaded Integrator-Comb (CIC) filters. CIC filters are unique in that they not only provide a low-pass frequency response characteristic, but also provide the ability to have one sampling rate at the input and another sampling rate at the output. In general, a CIC filter may either be used as an interpolator (low-to-high sample rate conversion) or as a decimator (high-to-low sample rate conversion). In the case of the AD9853, the CIC filters are configured as interpolators, only Furthermore, the interpolation is done in two separate stages with each stage designed so that the rate change is programmable. The first interpolator stage offers rate change ratios of 3 to 31, while the second stage offers rate change ratios of 2 to 63.

As stated in the previous section, the data coming out of the FIR filters is oversampled by four. Spectral images appear at their output (a direct result of the sampling process) These images are replicas of the baseband spectrum which are repeated at intervals of four times the symbol rate (the rate at which the FIR filters sample the data). The images are an unwanted byproduct of the sampling process and effectively represent a source of noise.

Normally, the output of the FIR filters would be fed directly to the input of the I and Q modulator. This means that the spectral images produced by the FIRs would become part of the modulated signal—definitely not a desirable consequence. This is where the CIC filters play their role. Since they have a low-pass characteristic, they can be used to eliminate the spectral images produced by the FIRs.

Frequency Response of the CIC Filters

The frequency response of a CIC filter is predictable. It can be shown that the system function of a CIC filter is:

$$H(z) = \left(\sum_{k=0}^{RM-1} z^{-k}\right)^{N}$$

Where N is the number of cascaded integrator (or comb) sections, R is the rate change ratio, and M is the number of unit delays in each integrator/comb stage. For the AD9853, two of these variables are fixed as a result of the hardware implementation; specifically, N = 4 and M = 1. As mentioned earlier, R (the rate change ratio) is programmable.

SQUARE-ROOT RAISED COSINE (SRRC) FIR FILTER

COMPUTE AND PLOT SRRC FILTER COEFFICIENTS:





The frequency response, H(f), of a CIC filter is found by evaluating H(z) at $z = e^{j(2\pi f/R)}$:

$$H(f) = \left(\sum_{k=0}^{RM-1} e^{-j(2\pi f/R)k}\right)^{N}$$

where f is relative to the input sample rate of the CIC filter. With this formula, we can accurately predict the frequency response of the CIC filters.

Compensating for CIC Roll-Off

As discussed previously, the CIC filters offer a low-pass characteristic that can be used to eliminate the spectral images produced by the FIR filters. Unfortunately, the CIC response is not flat over the frequency range of the baseband signal. Thus, the inherent attenuation (or roll-off) of the CIC filters distorts the baseband data signal. So even though the CIC filters help to eliminate the images described earlier, they introduce another form of error to the baseband signal-frequency-dependent amplitude distortion. This ultimately manifests itself as a higher level of Error Vector Magnitude (EVM) at the output of the I and Q modulator, Also, the larger the bandwidth of the baseband signal, the more pronounced the CIC roll-off, the greater the amplitude disportion and the worse the EVM perfor mance. This is a serious problem because if a value of $\alpha \neq 1$ is used for the SRRC response of the FIR filters, a doubling of the bandwidth of the baseband signal results and hence, a degradation in EVM performance.

Fortunately, there is a way to compensate for the effects of CIGroll-off. Since the frequency response of the CIC filters is predictable, it is possible to compensate for the CIC roll-off characteristic by adjusting the response of the FIR filters accordingly. The adjustment is accomplished by modifying the FIR filter response with a response that is the inverse of that of the CIC filters. This is done by precompensating the FIR filters.

To perform CIC compensation, we simply define a function $(H_{\rm COMP})$ that has a response which is the inverse of the CIC response. Specifically,

$$H_{COMP}(f) = \frac{1}{H(f)}$$

By multiplying the original FIR filter frequency response by H_{COMP} , we obtain the necessary compensation.

Unfortunately, it's not quite this simple. Recall that the coefficients of the baseband filter were computed using an inverse Fourier transform integral which included the SRRC function. In order to compensate for the CIC filter response, the SRRC function must be multiplied by the H_{COMP} function. But the frequency scale of the SRRC response is computed based on frequencies relative to the symbol rate, while the H_{COMP} function is computed relative to the input sampling rate of the CIC filter. The input CIC sampling rate happens to be the same as the sample rate of the FIR filter (see Figure 36), or four times the symbol rate. Thus, we have a frequency scaling problem.

This problem is easily corrected by introducing a frequency scaling factor (FreqScale = 4) into the H_{COMP} function so that

the frequency scales of the two functions match. Thus, the actual H_{COMP} function required is given by:

$$H_{COMP} = \frac{1}{H\left(\frac{f}{FreqScale}\right)}$$

It should be noted that in compensating for the CIC roll-off, only the first stage CIC filter need be considered. This is due to the fact that at the output of the first stage CIC filter the bandwidth of the signal is reduced to the point that the roll-off introduced by the second stage is negligible in the region of the baseband signal.

The CIC compensation method is demonstrated by example (using MathCad) in Figures 34 and 35. An interpolation rate (R) of 6 is used in the example. The improvement obtained by compensating for the CIC response is graphically demonstrated in Figure 35 which shows:

- the SRRC filter response (which is the desired overall response)
- the composite response of the SRRC in series with the CIC filter (distorted response)

the composite response of the compensated SRRC in series with the CIC (corrected response)

Note that the ideal SRRC response and the compensated composite response are virtually identical in the region of the passband. Thus, the goal of correcting for the CIC filter response has been accomplished.

There is one subtlety to be noted in the example. The CIC compensation is only applied to the first 90% of the bandwidth of the baseband signal (note the variable b inside the integral). It was found that compensation over the full/100% of the bandwidth produced a reduction in the suppression of signals in the stopband region of the SRRC. This resulted in creating more distortion than by not correcting for the CIC roll-off in the first place. However, by slightly reducing the bandwidth over which correction is applied, the stopband suppression is once again restored and a significant improvement in EVM performance is obtained.

Determining the Necessary Interpolator Rate Change Ratio The AD9853 contains three stages of digital interpolation:

- 1) Fixed 4× Pulse Shaping FIR Filter.
- 2) Programmable 3 to 31 First Interpolation Filter.
- 3) Programmable 2 to 63 Second Interpolation Filter.

After the serial input data stream has been encoded into QPSK or 16-QAM symbols, the symbol interpolation rate of the AD9853 is determined by the product of the three interpolating stages listed above. In QPSK mode, the minimum symbol interpolation rate that will work is $4 \times 3 \times 2 = 24$; for 16-QAM the minimum is $4 \times 4 \times 3 = 48$. The maximum symbol interpolation rate is $4 \times 31 \times 63 = 7812$. The symbol rate at the encoder output for QPSK is equal to 1/2 the bit rate of the data and for 16-QAM it is 1/4 the bit rate. Figure 36 is a partial block diagram of the AD9853 and follows the path of the data stream from the input of the I and Q encoder block to the output of the DAC.

MODIFICATION OF SQUARE-ROOT RAISED COSINE (SRRC) FIR FILTER RESPONSE TO COMPENSATE FOR CASCADED INTEGRATOR-COMB (CIC) FILTER RESPONSE

COMPUTE SRRC FILTER COEFFICIENTS:



Figure 34. Mathcad Simulation of 41-Tap SRRC Filter with CIC Compensation





Figure 36. Block Diagram of AD9853 Data Path and Clock Stages

The goal of interpolation is to up-sample the baseband information to the system clock rate and to suppress aliases in the passband. The system clock rate is the sample rate of the sine and cosine signal carriers generated by the DDS in the quadrature modulator stage. Anas suppression is accomplished by the CIC filters a described previously For timing synchronization, the overall interpolation rate must be set such that the bit rate of the baseband signal be an even integer factor of the system clock rate. The importance of the relationship between the data and system clock rates can not be overstressed. It is restated here for clarity:

The SYSTEM CLOCK RATE must be an EVEN INTEGER MULTIPLE of the DATA BIT RATE.

Following is a design example that demonstrates the principles outlined above.

System Requirements:

- Baseband Bit Rate 1.024 Mb/s
- Carrier Frequency 49 MHz
- Modulation Scheme 16-QAM
- System Power 3.3 V

It should be noted that with a 3.3 V power supply, the maximum system clock rate of the AD9853 is 126 MHz. This sets an upper bound on the system clock.

The first consideration is to make sure that the required carrier frequency is within the AD9853's output frequency range. The carrier frequency should be $\leq 40\%$ of the system clock rate. The given carrier frequency requirement of 49 MHz means that a minimum system clock rate of 122.5 MHz is required; a value within the range of the AD9853's 126 MHz capability.

We must next ensure that the system clock rate is an even integer multiple of the input bit rate. Dividing the system clock rate (122.5 MHz) by the data rate (1.024 Mbps) yields 119.63. Obviously this is not an integer, so we must select the nearest even integer value (in this case, 120) as the data rate multiplier. Thus, a system clock rate of 122.88 MHz is required (120 × 1.024 Mbps). With 6× REFCLK engaged, the reference clock input will be 1/6th of the system clock rate, or 20.48 MHz.

Finally, the two interpolator rates must be determined. Since the FIR filter and interpolator stages will be operating on 16-QAM symbols, the data rate must be converted from bits/second to symbols/second (baud). Each 16-QAM symbol is composed of four serial data bits. Therefore, the baud rate at the input to the FIR filter is 1.024 Mbps/4 = 256k baud. The FIR pulse shaping filters up-sample by a factor of 4. This fixes the FIR sample clock at 256k baud \times 4, or 1.024 MSPS. With the FIR sampling at a 1.024 MSPS rate, and a previously determined system clock rate of 122.88 MHz, the interpolators must upsample by a factor of 120 (122.88/1.024 = 120).

Rule of Thumb. divide the interpolating burden as equally as possible among the two interpolators.

Since the required rate change ratio is 120, select a value of 10 for interpolator #1 and 12 for interpolator #2 ($10 \times 12 = 120$). This satisfies the requirements for the two programmable interpolator stages.

Thus far we have established the rate change ratios for the interpolators. However, there is an additional consideration. By default, the interpolators have an intrinsic gain (or loss) that is dependent on the selected interpolation rate. Since there is the potential to have overall CIC gains of greater than unity, care must be taken to avoid the occurrence of overflow in the interpolators.

Interpolator Scaling

Proper signal processing in the AD9853 depends on data propagating through the pulse-shaping filter and interpolator stages with as flat a baseband response as possible. In addition to the frequency response issue, it is also necessary to ensure that the numerical data propagating through the interpolators does not result in an overflow condition.

As mentioned earlier, the interpolators are implemented using a CIC filter. In the AD9853, the CIC filter is designed using fixed-point processing and two cascaded CIC filter sections (Interpolator #1 and Interpolator #2). It is important to understand that in a CIC filter, the integration portion of the circuit will require the accumulation of values based on the rate change factor, R. This means that the size of the data word grows in a manner dependent on the choice of R. In the case of Interpolator #1, the circuit is designed around a maximum R of 32 and this results in an output register width of 28 bits. The design of Interpolator #2 requires an output register width of 25 bits.

These register widths have been chosen to accommodate the highest values of R for each interpolator. When values of R are chosen that are less than the maximum value, then data will accumulate only in the lesser significant bits of the output register. This is an important point to consider since only 13 bits of 28 are passed on from Interpolator #1 to Interpolator #2, and only 10 bits of 25 are passed on from Interpolator #2 to the I and Q modulator (see Figure 36). If only the most significant bits were to be passed on, then low R values would result in most (possibly all) of the bits being 0s because data would have accumulated only in the less significant bits of the output register. Obviously, it is necessary to have a mechanism that allows one to select which group of bits to pass on to the next stage in order to prevent the loss of data by truncation.

In the AD9853 this mechanism is handled by means of the Interpolator #1 and #2 Scaling Registers (control bus addresses 14h and 15h). The scaling word written into each register selects a group of bits at the output of the appropriate interpolator. In the case of Interpolator #1 this is a 13-bit group, while in the case of Interpolator #2 it is a 10-bit group. Inspection of the scaling registers indicates that Interpolator #1 uses a 5-bit scaling word while Interpolator #2 uses a 6-bit scaling word.

At first inspection it would seem as though there are 32 and 64 scaling steps for Interpolator #1 and #2, respectively. This is no the case, however. The scaling word is actually decoded in a nonlinear manner and there is considerable overlap; i.e., several different register values may actually splect the same group of bits at the interpolator output. Table III lists the relationship between the scaling word value and the highest bit of the interpolator output register which becomes the most significant bit (MSB) of the group selected.

Interpola	tor #1	Interpolator #2			
Scaling Register Value (Decimal)	Highest Bit Selected from Output Register	Scaling Register Value (Decimal)	Highest Bit Selected from Output Register		
0	12	0	12		
1	15	1	14		
2	16	2	15		
3–4	18	3-4	16		
5	19	5-6	17		
6	20	7-10	18		
7–9	21	11-14	19		
10-11	22	15-21	20		
12-14	23	22–30	21		
15-19	24	31-44	22		
20-24	25	45-62	23		
25-30	26	63	24		
31	27				

Selection of the proper scaling value is dependent on the selection of R for the interpolator. It is desirable to choose a scale value that ensures that the MSB of the selected group of bits coincides with the highest useful bit in the output register. To accomplish this condition, use the following rule: *Scaling Rule*: For a particular interpolator, choose a nominal Scaling Register value that is ONE LESS than the interpolation rate (R) for the same interpolator.

For example, if Interpolator #1 is set for an interpolation rate of 6, then choose a Scaling Register value of 5 for Interpolator #1.

It has already been mentioned that the required number of bits at the output of the CIC filter is a function of R. It turns out that for values of R that are a power of 2, the number of bits required to handle the growth of the output register is an integer. This results in a processing gain of unity for the CIC filter. For values of R that are not a power of 2, the required number of output bits is not an integer. This results in a processing gain that is not unity. Tables IV and V detail the relationship between the Scaling Register values and the processing gain for Interpolator #1 and Interpolator #2. Note that certain Scale Register values for a particular R yield a processing gain greater than unity. Thus, it is possible that the nominal Scaling Register values will result in a total CIC processing gain of > 1.

WARNING: It is of utmost importance the user make certain that the total processing gain of the data path be ≤ 1 .

That is, the product of the FIR gain, Interpolator #1 gain, and Interpolator #2 gain must be ≤ 1 . This is because total processing gains of > 1 may result in an overflow condition within the CIC filters, which puts the hardware in a nonrecoverable state (short of resetting the device). The contents of Tables IV and V offer the user some flexibility in the choice of processing gains for a particular interpolation rate. For example, let us assume that an overall interpolation rate of 25 is required. A value of R \neq 5 for both interpolators satisfies this requirement, which leads to a Scale Register value of 4 for each interpolator. Note, however, that under these conditions the processing gain for the CIC filters alone is 3.05b (1.953 × 1.563)

There are two ways in which we can handle this situation. The first is to scale the coefficients of the FIR filter by 0.3275 (1/3.053) which reduces the total processing gain to 1. The disadvantage here is that the FIR coefficients are 10-bit signed integers and scaling by 0.3275 may result in an unacceptable level of trunca tion caused by the finite resolution. The second method makes use of Tables IV and V. We can choose the Alternate Scale Value of 5 (instead of 4) for Interpolator #2. This results in a processing gain of $1.525 (1.953 \times 0.781)$. We can now scale the FIR coefficients by a more modest value of 0.6557 (1/1.525) and net an overall gain of unity through the three stages. Of course, we could just as easily have chosen the Alternate Scale Value for Interpolator #1 and modified the FIR coefficients accordingly. Typically, the choice of interpolator scale values that results in an overall gain closest to (but not less than) one is selected. Then the FIR coefficients are scaled downward to yield unity gain.

Table IV. Interpolator #1

Table V. Interpolator #2

Rate Change Factor (R)	Nominal Scale Value (R-1)	Nominal Gain	Alternate Scale Value	Resulting Gain	Rate Change Factor (R)	Nominal Scale Value (R-1)	Nominal Gain	Alternate Scale Value	Resulting Gain	
02	02	1 (0 0	02	0.044	02	01	1.000	02	0.500	
03	02	1.088	05	0.844	03	02	1.125	03	0.563	
04	03	1.000	05	0.500	04	03	1.000	05	0.500	
05	04	1.955	05	0.977	05	04	1.563	05	0.781	
00	05	1.088	00	0.844	06	05	1.125	07	0.563	
07	00	1.000	10	0.070	07	07	1.000	11	0.700	
00	07	1.000	10	0.500	09	08	1.266	11	0.633	
10	00	1.424	10	0.712	10	09	1.563	11	0.781	
11	10	1.300	12	0.650	11	10	1.891	11	0.945	
12	11	1.688	12	0.844	12	11	1.125	15	0.563	
13	12	1.073	15	0.536	13	12	1.320	15	0.660	
14	13	1.340	15	0.670	14	13	1.531	15	0.766	
15	14	1.648	15	0.824	15	14	1.758	22	0.500	
16	15	1.000	20	0.500	10	16	1.129	22	0.564	
17	16_{16}	1.199	20	0.600	18	17	1.266	22	0.633	
18	17	1.424	20	0.712	19	18	1.410	22	0.705	
19	(18)	1.675	20	0.837	20	19	1.563	22	0.781	
20	19	1.953)20)	0.977	21	20	1.723	22	0.861	
21 \	20	1.130	25/ ((0,563	22	21	1.891	22	0.945	
22		1.30/0		0.650		22	1.055	31	0.517	
23	22	1.485		0.143	$\begin{pmatrix} 24\\25 \end{pmatrix}$	$\frac{2}{24}$	1.221	31	0.610	
24	23	1.688	25) 0.844/	26	25	1.320	31	0.660	
25	24	1.907	25 🔪 🛰	0.9 5 4	27	26	1.424	31	0.712	
26	25	1.073	31	-0.536	28//	27	1,531		0.766	
27	26	1.201	31	0.601	29	28	1.643	$-\frac{31}{7}$	0.82	_
28	27	1.340	31	0.670	$-\frac{30}{21}$	20	1.758	\int_{21}^{31} /		$\overline{}$
29	28	1.489	31	0.744	32	31	1.000	45	0.938	\neg
30	29	1.648	31	0.824	33	32	1.063	7_{45}^{45} / /	0.532	7
31	30	1.818	31	0.909	34	33	1.129	$\bigvee \frac{3}{45} \mid \mid$	0.564	7
					35	34	1.196	45	0.598	
					36	35	1.266	45	0.633	7
					37	36	1.337	45	0.668	1
					38	31	1.410	45	0.705	
					40	30	1.465	45	0.745	
					41	40	1.642	45	0.821	
					42	41	1.723	45	0.861	
					43	42	1.806	45	0.903	
					44	43	1.891	45	0.945	
					45	44	1.978	45	0.989	
					40	45 46	1.033	63	0.517	
					47	40	1.079	63	0.559	
					49	48	1.172	63	0.586	
					50	49	1.221	63	0.610	
					51	50	1.270	63	0.635	
					52	51	1.320	63	0.660	
					53	52 52	1.372	63	0.686	
					24 55	5 <i>5</i>	1.424	03 63	0.712	
					56	55	1.531	63	0.766	
					57	56	1.586	63	0.793	
					58	57	1.643	63	0.821	
					59	58	1.700	63	0.850	
					60	59	1.758	63	0.879	
					61	60	1.817	63	0.908	
					02 63	01 62	1.8//	0 <i>3</i>	0.938	
					0.5	04	1.750	0.5	0.707	



b. D16-QAM Symbol Mapping

c. 16-QAM Gray-Coded Symbol Mapping

Q

1011 (0111)

1001

(0110)

0001 (0010)

0011

(0011)

1010 (0101)

1000

(0100)

0000 (0000)

0010

(0001)

1110 (1101)

1100

(1100)

0100 (1000)

0110

(1001)

1111 (1111)

1101

(1110)

0101 (1010)

0111

(1011)

Figure 37. Symbol Mapping for QPSK, 16-QAM, and DQAM, Spectrum = $I \times COS + Q \times SIN$ (Spectrum = $I \times COS - Q \times SIN$)

MIXERS, ADDER, INVERSE SINC FUNCTIONS

At the output of the Interpolation filters, the pulse-shaped, upsampled I and Q baseband date is multiplied with digitized quadrature versions of the carrier, $\cos(\omega_{c}t)$ and $\sin(\omega_{c}t)$ respecwhich are provided by a direct digital synthesizer (DDS) ively The DDS block has a 32-bit tuning world that results in bloc an extremely fine frequency tuning resolution of f_{CLOOK}/2ⁿ, as well as extremely fast output frequency switching. The multiplier outputs are then summed to form the QPSK/QAM-modulated signal. This signal is then filtered by an inverse sinc filter to compensate for the SINx/x roll-off function inherent in the digital-to-analog conversion process. The inverse sinc filter flattens the gain response across the Nyquist bandwidth. This is most critical for higher data rate signals that are placed on carriers at the high end of the spectrum where the uncompensated SINx/x roll-off would be getting progressively steeper. Gain attenuation across a channel will result in modulation quality impairments, such as degraded error vector magnitude (EVM).

The spectral inversion bit, when enabled, inverts the Q data at the input to the adder circuit in the quadrature amplitude modulator section. This has the effect of reversing the direction of the phase rotation around the constellation map. Positive phase rotation on the I/Q constellation plane corresponds to counterclockwise movement. For example, the symbols in parentheses on the QPSK constellation in Figure 37 corresponds to a spectral mapping of $I \times COS - Q \times SIN$. The phase rotation from symbol value 11 to 01 is a positive 90 degree rotation. Traversing around the constellation in a positive direction, there are also positive 90 degree rotations from 01 to 00, 00 to 10, and 10 back to 11. If the spectral invert bit is disabled, providing the spectral map I \times COS + Q \times SIN as shown in Figure 37, a phase rotation from symbol value 11 to 01 now corresponds to a negative 90 degrees of phase rotation. Similarly, there are now negative 90 degree phase rotations from 01 to 00, 00 to 10 and 10 back to 11. In other words, the direction of phase rotation

around the constellation has simply been reversed. This effect also holds true for the 16-QAM and D16-QAM constellations shown in the respective I × COS – Q × SIN and I × COS + Q × SIN mappings shown in Figure 37.

DIRECT DIGITAL SYNTHESIZER FUNCTION

The direct digital synthesizer (DDS) block delivers the sine/cosine carriers that are digitally modulated by the I/Q data paths. The DDS function is frequency tuned via the control bus with a 32-bit tuning word. This allows the AD9853's output carrier frequency to be very precisely tuned while still providing output frequency agility.

The equation relating output frequency of the AD9853 digital modulator to the frequency tuning word (FTWORD) and the reference clock (REFCLK) is given as:

 $f_{OUT} = (FTWORD \times REFCLK)/2^{32}$

where: f_{OUT} and *REFCLK* frequencies are in Hz and *FTWORD* is a decimal number from 0 to $(2^{32})/2$

Example: Find the FTWORD for $f_{OUT} = 41$ MHz and REFCLK = 122.88 MI If f_{OUT} 1 MHz and REF 88 MHz, then: ØR 556AA 16h-19h programs Loading 550 control bus register nto the AD9853 for four REFCLK frequency of = 41 MHz, given a 122.88 MHz.

D/A CONVERTER

Up to this point all the processing has been in the digital domain. In order to pass the modulated signal onto the cable driver for amplification to the levels required to drive the 75 ohm cable, a digital-to-analog converter (DAC) is implemented. The DAC needs to have good enough transient characteristics so as not to add significant spurious in the spectrum. Typically the worst spurs from the DAC are due to harmonics of the fundamental signal and their aliases (please see the AD9850 complete-DDS data sheet for a detailed explanation of aliased images). These harmonics are worst case for the higher carrier frequencies. The AD9853 contains a wideband 10-bit DAC which maintains spurious-free dynamic range (SFDR) performance of -50 dBc up to 42 MHz A_{OUT} and -44 dBc up to 65 MHz A_{OUT}.

The conversion process will produce aliased components at the DAC output at $n \times f_{CLOCK} \pm f_{CARRIER}$ (n = 1, 2, 3, ...). These are typically filtered with an external RLC filter between the DAC and the line driver amplifier. Again, it is important for this analog filter to have a sufficiently flat gain and linear phase response across the bandwidth of interest so as to avoid the aforementioned modulation impairments. A relatively inexpensive seventh order elliptical low-pass filter is sufficient to suppress the aliased components for HFC network applications.

The AD9853 provides true and complement outputs, Pins 24 and 25, which are current outputs. The full-scale output current is set by the R_{SET} resistor at Pin 18. The value of R_{SET} for a particular I_{OUT} is determined using the following equation:

$$R_{SET} = 32 (1.248 V/I_{OUT})$$

For example, if a full-scale output current of 20 mA is desired, then $R_{SET} = 32(1.248/0.02)$, or approximately 2 k Ω . Every doubling of the R_{SET} value will halve the output current. Maximum output current is specified as 20 mA.

The full-scale output current range of the AD9853 is 5 mA–20 mA, with 10 mA being the optimal value for best spurious-free dynamic range (SFDR). Full-scale output currents outside of this range will degrade SFDR performance. SFDR is also slightly affected by output matching, that is, for best SFDR, the two outputs should be equally terminated.

The output load should be located as close as possible to the AD9853 package to minimize stray capacitance and inductance. The load may be a simple resistor to ground, an op amp current-to-voltage converter, or a transformer-coupled circuit. It is best not to attempt to directly drive highly reactive loads (such as an LC filter). Driving an LC filter without a transformer requires that the filter be doubly terminated for best performance, that is, the filter input and output should both be resistively terminated with the appropriate values. The parallel combination of the two terminations will determine the load that the AD9853 will see for signals within the filter passband. For example, a 50 Ω terminated input/output low-pass filter will look like a 25 Ω load to the AD9853. The resistor at the filter input will mask the reactive components of the LC filter and provide a termination for signals outside the filter pass band.

The output compliance voltage of the AD9853 is -0.5 V to +1.5 V. Any signal developed at the DAC output should not exceed +1.5 V, otherwise, signal distortion will result. Furthermore, the signal may extend below ground as much as 0.5 V without damage or signal distortion. The use of a transformer with a grounded center-tap for common-mode rejection results in signals at the AD9853/DAC output pins that are symmetrical about ground.

As previously mentioned, by differentially combining the two signals the user can provide some degree of common-mode signal rejection. The amount of rejection is dependent upon how closely the common-mode signals of each output are matched in amplitude and phase. If the signals are exactly alike, then ideally, there would be 100 percent rejection in a perfect differential amplifier or combiner. A differential combiner might consist of a transformer or an op amp. The object is to combine or amplify only the difference between two signals and to reject any common, usually undesirable, characteristic, such as 60 Hz hum or "clock feed through" that is present on both input signals. The AD9853 true and complement outputs can be differentially combined and, in fact, are configured as such on the AD9853-XXPCB evaluation board. This evaluation board utilizes a broadband 1:1 transformer with a grounded, centertapped primary to perform differential combining of the two DAC outputs.

REFERENCE CLOCK MULTIPLIER

Due to the fact that the AD9853 is a DDS-based modulator, a relatively high frequency system clock is required. For DDS applications the carrier is typically limited to about 40% of f_{CLOCK}. For a 65 MHz carrier, the system clock required is above 150 MHz. To avoid the cost associated with these high frequency references, and the aggravating noise coupling issues associated with operating a high frequency clock on a PC board, the AD9853 provides an on-chip 6× clock multiplier. With the 6× on-chip multiplier, the input reference clock required for the AD9853 can be kept in the 20 MHz to 30 MHz range, which results in cost and system implementation savings. The $6\times$ REFCLK multiplier maintains clock integrity as evidenced by the AD9853's system phase noise characteristics of -100 dBc/Hz and virtually no clock related spurious in the output spectrum. External loop filter components consisting of a series resistor $(1.3 \text{ k}\Omega)$ and capacitor $(0.01 \text{ }\mu\text{F})$ provide the compensation zero for the 6× REFCLK PLL loop. The overall loop performance has been optimized for these component values.

Quadran	$t \rightarrow /$	\sim	
Current Input	Quadrant	MSBs of Previously	MSBs for Currently
Bits	Phase /	Transmitted	Franspritted
1Q -	Change L	Symbol	Symbol
00	0°		
00	0°		
00	0°	00	00
00	0°	10	10
01	90°	11	01
01	90°	01	00
01	90°	00	10
01	90°	10	11
11	180°	11	00
11	180°	01	10
11	180°	00	11
11	180°	10	01
10	270°	11	10
10	270°	01	11
10	270°	00	01
10	270°	10	00

Table VI Derivation of Currently Transmitted Symbol

Note: This table applies to both DQPSK and D16-QAM formats. In DQPSK a symbol is comprised of two bits that are denoted as " I(1) Q(1)." In this case, I(1) and Q(1) are the MSBs and the table can be interpreted directly. In D16-QAM a symbol is defined as comprised of four bits denoted as "I(1) Q(1) I(0) Q(0)." I(1), Q(1) are the MSBs and I(0), Q(0) are the LSBs. As indicated in the table, only the MSBs I(1) and Q(1) are altered as a function of the differential coding; I(0) and Q(0) are not altered.

DEVICE THERMAL CONSIDERATIONS

The AD9853 is specified to operate at an ambient temperature of up to +85°C. The maximum junction temperature (T_J) is specified at +150°C, which provides a worst case junction-to-air differential of +65°C. Thus, with the specified θ_{JA} of +36°C/W, a maximum device dissipation of 1.8 W is achievable under the

Windows is a registered trademark of Microsoft, Corporation.

worst case conditions. It is important to understand that a significant portion of the heat generated by the device is transferred to the environment via the package leads. The specified θ_{JA} value assumes that the device is soldered to a multilayer printed circuit board (PCB) with the device power and ground pins connected directly to power and ground planes of the PCB.

The amount of power internally generated by the device is primarily dependent on four factors:

- Power Supply Voltage
- System Clock Rate
- Input Data Rate
- T_XENABLE Duty Cycle (assuming the device is operated in the burst data mode)

The power generated by the device increases with an increase in any one of the four factors. It turns out that the contribution of generated power due to the system clock rate, input data rate and $T_xENABLE$ duty cycle may be ignored at power supply voltages of less than 4 V (as the total power generated by the device will not exceed 1.8 W). However, for supply voltages greater than 4 V, operation at +85°C ambient temperature will require a tradeoff among the other three factors; i.e., a reduced system clock rate, a reduced data rate, a reduced $T_xENABLE$ duty cycle, or some combination of the three. It should be mentioned, that operation at a power supply voltage of 4 V yields the same level of performance as specified at 5 V operation. For example, the user may still take advantage of the 165 MHz maximum system clock rate specified for 5 V operation.



Figure 38. Equivalent I/O Circuits

AD9853-xxPCB EVALUATION BOARD

Two versions of evaluation boards are available for the AD9853 digital QPSK/16-QAM modulator: the AD9853-45PCB and the AD9853-65PCB. The -45 contains a 45 MHz low-pass filter to support a 5 MHz-42 MHz output bandwidth and the -65 has a 65 MHz low-pass filter to support a 5 MHz-65 MHz output bandwidth.

Both versions of the evaluation board contain the AD9853 device, a REFCLOCK oscillator, a seventh order elliptic lowpass filter of the designated frequency, an AD8320 programmable cable driver amplifier, operating software for Windows[®] 3.1 or Windows 95, and a booklet of complete operating instructions and performance graphs. The evaluation board provides an optimal environment for menu-driven programming of the devices and analysis of output spectral performance.

Part Number	On-Board Low-Pass Filter
AD9853-45PCB	45 MHz
AD9853-65PCB	65 MHz



Figure 39. Electrical Schematic of AD9853-xxPCB Evaluation Board



a. Layer 1 (Top) – Signal Routing and Ground Plane



c. Layer 3 – DUT +V, +5 V, and +12 V Power Plane



b. Layer 2 – Ground Plane

Figure 40. PCB Layout Patterns for the Four-Layer AD9853-xxPCB Evaluation Board

Plots of typical output spectrum from the AD9853-45PCB evaluation board (conditions: DUT supply voltage = +3.3 V, QPSK modulation, 2.048 Mb/s, 20.48 MHz ext. REFCLK, $6 \times$ REFCLK enabled, SRRC filter function, A_{OUT} = 40 MHz, α = 0.25, 50 MHz low-pass filter).

Plots of typical output spectrum from the AD9853-65PCB evaluation board (conditions: DUT supply voltage = +4.0 V, QPSK modulation, 2.7792 Mb/s, 27.792 MHz ext. REFCLK, $6 \times$ REFCLK enabled, SRRC filter function, A_{OUT} = 60 MHz, α = 0.25, 70 MHz low-pass filter).



Figure 42. Output of AD8320 Programmable Line Driver Amplifier Driven by AD9853 Modulator

Figure 44. Output of AD8320 Programmable Line Driver Amplifier Driven by AD9853 Modulator

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

44-Lead Metric Quad Flatpack (MQFP) (S-44A)

