## General Description

The MAX3550/MAX3551/MAX3553 low-cost, broadband, dual-conversion tuner ICs are designed for use in analog and digital television receivers. Each IC integrates all necessary RF functions, including an integrated HI-IF filter, fully integrated VCOs, and an integrated IF VGA. The operating frequency range extends from 50 MHz to 878 MHz while providing over 60 dB RF/IF gain-control range. The MAX3550/MAX3551 have an IF frequency centered at 44 MHz , while the MAX3553 has an IF output centered at 36 MHz .
These devices include a variable-gain front end, achieving an overall 8dB noise figure. A dual synthesizer generates both local oscillator (LO) frequencies, providing superior phase noise performance of $-86 \mathrm{dBc} / \mathrm{Hz}$ at 10 kHz . The integrated HI-IF filter achieves 68 dBc of image rejection. Only an IF SAW filter, passive loop filters, and a crystal are needed to complete a single-chip tuner. Device programming and configuration are accomplished with a 3-wire serial interface for the MAX3550, and with a 2-wire serial interface for the MAX3551/MAX3553.

The MAX3550/MAX3551/MAX3553 are available in a 48-pin QFN-EP package and are specified for the commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ temperature range.

## Applications

Analog/Digital Cable Set-Top Boxes
OpenCable ${ }^{T M}$ Television Receivers
DVB-T Digital Terrestrial Receivers
ATSC Digital Terrestrial Receivers
Cable Modems

Selector Guide

| PART | SERIAL INTERFACE | IF CENTER <br> FREQUENCY |
| :---: | :---: | :---: |
| MAX3550 | 3-Wire | 44 MHz |
| MAX3551 | 2-Wire | 44 MHz |
| MAX3553 | 2-Wire | 36 MHz |

OpenCable is a trademark of CableLabs.

Features

- Fully Integrated HI-IF Filter
- Fully Integrated VCOs, No External Components or Traces
- Low 8dB Noise Figure
- High Linearity-+19dBm IIP3 and +52dBm IIP2
- Industry's Smallest Footprint
- Superior Phase Noise for 256-QAM, 8-VSB, and COFDM

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX3550CGM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 48 QFN-EP |
| MAX3551CGM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 48 QFN-EP |
| MAX3553CGM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 48 QFN-EP ${ }^{*}$ |

*EP $=$ Exposed paddle.

Pin Configurations/ Functional Diagrams


Pin Configurations/Functional Diagrams continued at end of data sheet.

## HI-IF Single-Chip Broadband TV Tuners

## ABSOLUTE MAXIMUM RATINGS

$V_{C C}$ to GND<br>$\qquad$ -0.3 V to +5.5 V<br>IFIN, IFOUT1_, IFOUT2, RFIN_, TUNE LOCFLT_, CPOUT_, OSCIN, OSCOUT, IFVGA, RFVGA, BIAS, LNABIAS<br>ADDR_, $\overline{C S}$, SCL, SDA, DIV/LD................-0.3V to (VCC $+0.3 V$ )



## © caution: Eso sensitive device

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

(MAX355_ EV kit, $\mathrm{V}_{C C}=+4.75 \mathrm{~V}$ to $+5.25 \mathrm{~V}, \mathrm{R}_{\mathrm{BI}} \mathrm{AS}=5.9 \mathrm{k} \Omega \pm 1 \%$, no AC signal applied, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY VOLTAGE AND SUPPLY CURRENT |  |  |  |  |  |
| Supply Voltage |  | 4.75 |  | 5.25 | V |
| Supply Current | At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {RFVGA }}=+3.0 \mathrm{~V}$ |  | 320 |  | mA |
|  | At $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}, \mathrm{V}_{\text {RFVGA }}=+0.5 \mathrm{~V}$ |  |  | 385 |  |
| RF and IF VGA Input Bias Current | $\mathrm{V}_{\text {RFVGA }}=\mathrm{V}_{\text {IFVGA }}=+0.5 \mathrm{~V}$ and +3.0 V | -50 |  | +50 | $\mu \mathrm{A}$ |
| RF and IF VGA Control Voltage | Maximum gain | 3 |  |  | V |
|  | Minimum gain |  |  | 0.5 |  |
| LOGIC INTERFACE |  |  |  |  |  |
| Input-Logic Low (VIL) |  |  |  | 0.9 | V |
| Input-Logic High (VIH) |  | 2.3 |  |  | V |
| Input Logic Current |  | -10 |  | +10 | $\mu \mathrm{A}$ |
| Output-Logic Low | Sink current $=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output-Logic High | Source current $=3 \mathrm{~mA}$ | 2.8 |  |  | V |

## HI-IF Single-Chip Broadband TV Tuners

## AC ELECTRICAL CHARACTERISTICS

(MAX355_ EV kit, $\mathrm{V}_{\mathrm{CC}}=+4.75 \mathrm{~V}$ to +5.25 V , $\mathrm{R}_{\mathrm{BI}} \mathrm{AS}=5.9 \mathrm{k} \Omega \pm 1 \%$, inputs terminated to $75 \Omega$, $\mathrm{f}_{\mathrm{RFIN}}=50 \mathrm{MHz}$ to $878 \mathrm{MHz}, \mathrm{f}_{\mathrm{IF}}=$ 45.75 MHz (MAX3550/MAX3551), $\mathrm{f}_{\mathrm{IF}}=38.9 \mathrm{MHz}$ (MAX3553), $\mathrm{fCOMP1}=1 \mathrm{MHz}, \mathrm{f}^{2} \mathrm{COMP} 2=62.5 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OVERALL REQUIREMENTS (RF INPUT TO 1st IF OUTPUT) |  |  |  |  |  |  |
| Operating Frequency Range | Gain specification met across this frequency band |  | 50 |  | 878 | MHz |
| Input Return Loss | Worst case across band, $75 \Omega$, any RFVGA setting |  | 8 |  |  | dB |
| Voltage Gain | $\begin{aligned} & \text { ZSOURCE }=75 \Omega, \text { ZLOAD }=200 \Omega, \\ & \text { VRFVGA }=+3.0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 31.5 | 38.5 | 45.0 | dB |
|  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ | 30.0 | 37 | 43.5 |  |
| Gain-Reduction Range | Measured at 50 MHz |  | 30 |  |  | dB |
| Gain Flatness | $\mathrm{V}_{\text {RFVGA }}=+3.0 \mathrm{~V}$ at frFIN $=878 \mathrm{MHz}$ vs. 50 MHz |  | -1.5 |  | +1.5 | dB |
|  | $V_{\text {RFVGA }}=0.5 \mathrm{~V}$ at $\mathrm{f}_{\text {RFIN }}=878 \mathrm{MHz}$ vs. 50 MHz |  | -2 |  | +2 |  |
| Noise Figure | $\mathrm{V}_{\text {RFVGA }}=+3.0 \mathrm{~V}$ |  | 7.9 |  |  | dB |
| IIP2 | VRFVGA $=+3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{CC}}=4.85 \mathrm{~V}$ to 5.15 V , $\mathrm{fRF}=860 \mathrm{MHz}$ |  | 34 |  |  | dBm |
|  | At 12 dB gain reduction, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{CC}}=4.85 \mathrm{~V}$ to 5.15 V , $\mathrm{fRF}=860 \mathrm{MHz}$ |  | 52.5 |  |  |  |
| IIP3 | $\begin{aligned} & \mathrm{V}_{\mathrm{RFVGA}}=+3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \\ & \mathrm{~V}_{\mathrm{CC}}=4.85 \mathrm{~V} \text { to } 5.15 \mathrm{~V} \end{aligned}$ |  | +8 |  |  | dBm |
|  | At 12 dB gain reduction, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{CC}}=4.85 \mathrm{~V}$ to 5.15 V |  | +18 |  |  |  |
| Beats Within Output | OdBmV PIX carrier level (Note 2) |  | -68 |  |  | dBc |
| Channel Flatness | From PIX to (PIX + 4) MHz |  | -0.5 | 0.3 | +1.0 | dB |
| Isolation | 5 MHz to 150MHz, RF input to IF output (Note 3) |  | -63 | -68 |  | dBc |
| Image Rejection | Measured at 91 MHz above desired PIX (MAX3550/MAX3551) |  | 62 | 68 |  | dBc |
|  | Measured at 77.75 MHz above desired PIX (MAX3553) |  | 60 | 66 |  |  |
| Spurious at RF Input (Note 3) | 50 MHz to 878 MHz |  |  | -54 | -48 | dBmV |
|  | Above 878MHz (LO and LO harmonics) |  |  |  | +3 |  |
| Single Sideband Phase Noise | foffset $=1 \mathrm{kHz}$ |  |  | -62 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
|  | fOFFSET $=10 \mathrm{kHz}$, BWLOOP $=2.5 \mathrm{kHz}$ |  | -86 |  |  |  |
|  | fOFFSET $=100 \mathrm{kHz}$, BWLOOP $=2.5 \mathrm{kHz}$ |  | -105 |  |  |  |
| Output Return Loss | Balanced, $50 \Omega$ |  | 9 |  |  | dB |

## HI-IF Single-Chip Broadband TV Tuners

## AC ELECTRICAL CHARACTERISTICS

(MAX355_ EV kit, $\mathrm{V}_{\mathrm{CC}}=+4.75 \mathrm{~V}$ to $+5.25 \mathrm{~V}, \mathrm{R}_{\mathrm{BIAS}}=5.9 \mathrm{k} \Omega \pm 1 \%$, inputs terminated to $\mathbf{1 k} \Omega, Z_{L O A D}=300 \Omega, \mathbf{f} \mathbf{I F}=\mathbf{4 0} \mathbf{M H z}$ to $\mathbf{4 8} \mathbf{M H z}$, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{C}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SECOND IF STAGE |  |  |  |  |  |
| Input Impedance | Balanced |  | 1.7 |  | $\mathrm{k} \Omega$ |
| Output Impedance | Balanced (Note 3) |  |  | 100 | $\Omega$ |
| Passband Voltage Gain | ZSOURCE $=1.1 \mathrm{k} \Omega, \mathrm{Z}$ LOAD $=300 \Omega, \mathrm{~V}_{\text {IFVGA }}=+3.0 \mathrm{~V}$ | 50 | 53 | 57 | dB |
|  | $\mathrm{V}_{\text {IFVGA }}=+0.5 \mathrm{~V}$ |  | 14.5 | 23 |  |
| Passband Flatness | From PIX to (PIX - 4) MHz for 45.75 MHz PIX frequency (Note 3) |  |  | 0.2 | dB |
| Maximum Output Voltage |  |  | 3.2 |  | $\mathrm{V}_{\text {P-P }}$ |
| VGA Gain Slope | $\mathrm{V}_{\mathrm{IFVGA}}=+3.0 \mathrm{~V}$ to +0.5 V | 10 |  | 20 | dB/V |
| -3dB Bandwidth | (Note 3) |  |  | 180 | MHz |
| Noise Figure | $\mathrm{fIF}^{\text {IF }}=44 \mathrm{MHz}, \mathrm{V}_{\mathrm{IFVGA}}=+3.0 \mathrm{~V}$ |  | 5.1 |  | dB |
| Noise Figure vs. Attenuation | First 10dB back-off |  | 0.3 |  | $\mathrm{dB} / \mathrm{dB}$ |
| IIP3 | Gain $=45 \mathrm{~dB}$, V ${ }_{\text {OUT }}=1.5 \mathrm{VPP-P}^{\text {a }}$ |  | -27.5 |  | dBm |
|  | Gain $=27 \mathrm{~dB}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{VPP}^{\text {P }}$ |  | -11.3 |  |  |
| OIP3 | $\mathrm{V}_{\text {OUT }}=1.5 \mathrm{VP-P}, \mathrm{~V}_{\text {IFVGA }}=+3.0 \mathrm{~V}$ to +0.5 V ( Note 3) |  | 25 |  | dBm |
| PSRR | 50 mVP -P at 200 kHz |  | -57 |  | dB |

## HI-IF Single-Chip Broadband TV Tuners

## SYNTHESIZER ELECTRICAL CHARACTERISTICS

(MAX355_ EV kit, $\mathrm{V}_{\mathrm{CC}}=+4.75 \mathrm{~V}$ to $+5.25 \mathrm{~V}, \mathrm{R}_{\mathrm{BIAS}}=5.9 \mathrm{k} \Omega \pm 1 \%, \mathrm{fCOMP1}=1 \mathrm{MHz}, \mathrm{fCOMP2}=62.5 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| 1st LOCAL OSCILLATOR (LO1) |  |  |  |  |
| Tuning Range |  | 1274 | 2111 | MHz |
| VCO Tuning Gain |  | 40 | 120 | MHz/V |
| 1st LOCAL OSCILLATOR (LO1) DIVIDER |  |  |  |  |
| RF1 N-Divider Ratio |  | 256 | 8191 |  |
| RF1 R-Divider Ratio |  | 1 | 31 |  |
| 1st LOCAL OSCILLATOR (LO1) PHASE DETECTOR AND CHARGE PUMP |  |  |  |  |
| Phase-Detector Phase Noise | fofFSET = 2kHz (Note 3) |  | -142 | dBc |
| Charge-Pump Source/Sink Matching | Correlate locked vs. unlocked |  | 6 | \% |
| Charge-Pump Tri-State Current | RF1 | -20 | +20 | nA |
| 2nd LOCAL OSCILLATOR (LO2) |  |  |  |  |
| Tuning Range |  | 1175 | 1193 | MHz |
| VCO Tuning Gain |  | 25 | 70 | MHz/V |
| 2nd LOCAL OSCILLATOR (LO2) DIVIDER |  |  |  |  |
| RF2 N-Divider Ratio |  | 512 | 65,535 |  |
| RF2 R-Divider Ratio |  | 2 | 127 |  |
| 2nd LOCAL OSCILLATOR (LO2) PHASE DETECTOR AND CHARGE PUMP |  |  |  |  |
| Phase-Detector Phase Noise | foffset $=2 \mathrm{kHz}$ (Note 3) |  | -142 | dBc |
| Charge-Pump Source/Sink Matching | Correlate locked vs. unlocked |  | 6 | \% |
| Charge-Pump Tri-State Current | RF2 | -7 | +7 | nA |

## LOGIC INTERFACE

(MAX355_ EV kit, $\mathrm{V}_{\mathrm{CC}}=+4.75 \mathrm{~V}$ to +5.25 V , $\mathrm{R}_{\mathrm{BI}} \mathrm{AS}=5.9 \mathrm{k} \Omega \pm 1 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS | MIN $\quad$ TYP $\quad$ MAX | UNITS |
| :--- | :--- | :--- | :---: |
| Maximum Clock Frequency |  | 400 | kHz |

Note 1: These parameters are production tested from $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, and are guaranteed by design and characterization at $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$.
Note 2: When using the tuning table provided in EV kit documentation.
Note 3: These parameters are guaranteed by design and characterization, and are not production tested.

## HI-IF Single-Chip Broadband TV Tuners

(MAX355_ EV kit, $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{R}_{\mathrm{BI}} \mathrm{AS}=5.9 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{RF}}=860 \mathrm{MHz}, \mathrm{f}_{\mathrm{IF}}=44 \mathrm{MHz}(\mathrm{MAX} 3550 / \mathrm{MAX} 3551), 36 \mathrm{MHz}(\mathrm{MAX} 3553), \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## HI-IF Single-Chip Broadband TV Tuners

## Typical Operating Characteristics (continued)

(MAX355_ EV kit, $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}$, RBIAS $=5.9 \mathrm{k} \Omega, \mathrm{f}_{\mathrm{RF}}=860 \mathrm{MHz}, \mathrm{f}_{\mathrm{IF}}=44 \mathrm{MHz}(\mathrm{MAX} 3550 / \mathrm{MAX} 3551), 36 \mathrm{MHz}(\mathrm{MAX} 3553), \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)








## HI-IF Single-Chip Broadband TV Tuners

Pin Description

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | VCC | RF Variable-Gain Amplifier (VGA) Supply Voltage. Bypass with a capacitor as close to the pin as possible. Do not share the bypass capacitor ground vias with any other branches. |
| 2, 3 | RFIN+, RFIN- | Differential LNA Inputs. Requires AC coupling and can be driven balanced or single ended. Recommend driving pin 3 and AC ground pin 2 for optimum input IP2 performance. |
| $\begin{gathered} 4,6,10 \\ 20,23, \\ 24,28, \\ 32,34,45 \end{gathered}$ | GND | Ground. Connect to PC board ground plane. |
| 5 | VCC | 1st Mixer Supply Voltage. Bypass with a capacitor as close to the pin as possible. Do not share the bypass capacitor ground vias with any other branches. |
| 7 | VCC | 1st VCO Circuitry Supply Voltage. Bypass with a capacitor as close to the pin as possible. Do not share the bypass capacitor ground vias with any other branches. |
| 8 | TUNE1 | 1st VCO Tuning Input. Connect this analog voltage input to a third-order loop-filter output. |
| 9 | LOCFLT1 | 1st LO Noise-Filtering Capacitor Connection. Connect a capacitor to GND. (Refer to the EV kit.) |
| 11 | I.C. | Internal Connection. Leave this pin unconnected (MAX3550). |
|  | ADDR2 | 2-Wire Serial Interface 2nd Address Pin (MAX3551/MAX3553) |
| 12 | $\overline{\mathrm{CS}}$ | 3-Wire Serial Interface Enable Input Pin (SPITM/QSPITM/MICROWIRE ${ }^{\text {TM }}$ Compatible) (MAX3550) |
|  | ADDR1 | 2-Wire Serial Interface 1st Address Pin (MAX3551/MAX3553) |
| 13 | SCL | 3-Wire Serial Interface Clock Input Pin (SPI/QSPI/MICROWIRE Compatible) (MAX3550) |
|  |  | 2-Wire Serial Interface Clock Input Pin (MAX3551/MAX3553) |
| 14 | SDA | 3-Wire Serial Interface Data Input Pin (SPI/QSPI/MICROWIRE Compatible) (MAX3550) |
|  |  | 2-Wire Serial Interface Data Input Pin (MAX3551/MAX3553) |
| 15 | VCC | Digital Circuitry Supply Voltage. Bypass with a capacitor as close to the pin as possible. Do not share the bypass capacitor ground vias with any other branches. |
| 16 | DIV/LD | Divider or Lock-Detect Logic Output |
| 17 | I.C. | Internal Connection. Leave this pin unconnected. |
| 18 | CPOUT1 | 1st PLL Charge-Pump Output. Connect this high-impedance current output to a third-order loop-filter input. |
| 19 | VCC | 1st Synthesizer Supply Voltage. Bypass with a capacitor as close to the pin as possible. Do not share the bypass capacitor ground vias with any other branches. |
| 21 | OSCOUT | Reference Oscillator Buffered Output |
| 22 | OSCIN | Reference Oscillator Input. Connect an external reference oscillator or crystal to this analog input through a coupling capacitor. |
| 25 | VCC | 2nd Synthesizer Supply Voltage. Bypass with a capacitor as close to the pin as possible. Do not share the bypass capacitor ground vias with any other branches. |
| 26 | CPOUT2 | 2nd PLL Charge-Pump Output. Connect this high-impedance current output to a third-order loop-filter input. |

[^0]8

## HI-IF Single-Chip Broadband TV Tuners

Pin Description (continued)

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :--- |
| 27 | VCC | 2nd Charge-Pump Supply Voltage. Bypass with a capacitor as close to the pin as possible. Do not share <br> the bypass capacitor ground vias with any other branches. |
| 29 | LOCFLT2 | 2nd LO Noise-Filtering Capacitor Connector. Connect a capacitor to GND. (Refer to the EV kit.) |
| 30 | TUNE2 | 2nd VCO Tuning Input. Connect this analog voltage input to a third-order loop-filter output. |
| 31 | VCC | 2nd VCO Circuitry Supply Voltage. Bypass with a capacitor as close to the pin as possible. Do not share <br> the bypass capacitor ground vias with any other branches. |
| 33 | VCC | 2nd LO Generation Supply Voltage. Bypass with a capacitor as close to the pin as possible. Do not share <br> the bypass capacitor ground vias with any other branches. |
| 35,36 | IFOUT1+, <br> IFOUT1- | 1st Differential IF Outputs. These outputs are AC-coupled to the SAW filter inputs. |
| 37 | VCC | 2nd Mixer and 1st IF Amplifier Circuit Supply Voltage. Bypass with a capacitor as close to the pin as <br> possible. Do not share the bypass capacitor ground vias with any other branches. |
| 40 | IFVGA | IF VGA Control. See the Typical Operating Characteristics. |
| 41 | Differential IF Inputs. Connected to the SAW filter outputs. |  |
| 42,43 | IFOUT2+, <br> IFOUT2- | IF VGA Supply Voltage. Bypass with a capacitor as close to the pin as possible. Do not share the bypass <br> capacitor ground vias with any other branches. |
| 44 | VCC | III-IF Filter Circuit Supply Voltage. Bypass with a capacitor as close to the pin as possible. Do not share the <br> bypass capacitor ground vias with any other branches. |
| 46 | BIAS | Bias Resistor Connection. Connect a 5.9k precision $\pm 1 \%$ resistor to GND. |
| 47 | RFVGA | RF VGA Control. See the Typical Operating Characteristics. |
| 48 | LNABIAS | LNA Bias Input. Connect through an inductor to GND. (Refer to the EV kit.) |
| EP | GND | Exposed Ground Paddle. DC and AC GND return for the IC. Connect to PC board ground plane using <br> multiple vias. |
| 4 |  |  |

## HI-IF Single-Chip Broadband TV Tuners

## Detailed Description

## Programmable Registers

The MAX3550/MAX3551/MAX3553 include nine programmable registers (registers 1-9) consisting of six divider registers (registers 1-6), one VCO control register (register 7), and one test register (register 8). The final register (register 9) controls the HI-IF filter frequency offset, as well as the DIV/LD output MUX status. Most registers contain some don't care ( X ) bits. These can be either a "0" or a " 1 " and do not affect the mode of operation (Table 1). Data is shifted in MSB first. Positive logic is used.

## 3-Wire Serial Interface

The MAX3550 uses a 3-wire SPI/QSPI/MICROWIREcompatible serial interface. An active-low chip select $(\overline{\mathrm{CS}})$ enables the device to receive data from the serial input (SDA). Register address and data information are clocked in on the rising edge of the serial clock signal (SCL). While shifting in the serial data, the device remains in its original configuration. A rising edge on $\overline{\mathrm{CS}}$ latches the data into the MAX3550's internal register, initiating the device's change of state. Figure 1 shows the details of the 3-wire interface address and data configuration.

## 2-Wire Serial Interface

The MAX3551/MAX3553 use a 2 -wire $\mathrm{I}^{2}$ C-compatible serial interface. The serial bus is monitored continuously, waiting for a START condition followed by its address. The address has 5 MSB internally set, while the next two bits are set with external pins, ADDR2 and ADDR1. The LSB determines whether it is a read or write. When the device recognizes its address, it acknowledges by pulling the SDA line low for one clock period; it is then ready to accept the register address for the first byte of data. Another acknowledge (ACK) is sent once the register address is received. The device is then ready to accept the data byte. More data bytes can be sent for sequential registers, and ACK is sent after each byte. After the final ACK is sent, the master issues a STOP condition to free the bus. Figure 2 shows the details of the 2-wire interface structure.
There is only one read-back register in the MAX3551/MAX3553. To access it, send a START condition, and then the read address is set by the external ADDR2 and ADDR1 pins. An ACK is sent, and the master then begins to read from the slave. After the eight bits have been read, the master should issue a noacknowledge (NACK), and then a STOP condition.

Figure 1. 3-Wire Serial Interface Address and Data Configuration

| MSB LSB |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 ADDRESS BITS |  |  |  | 8 DATA BITS |  |  |  |  |  |  |  |
| A3 | A2 | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Figure 2. 2-Wire Serial Interface Register Write Example

|  | DEVICE ADDRESS | ACK | REGISTER ADDRESS | ACK | DATA | ACK | DATA | ACK | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8b11000<ADDR2><ADDR1>0 |  | 8b0000XXXX |  | D7-D0 |  | D7-D0 |  |  |

Figure 3. 2-Wire Serial Interface Register Read Example

| START | DEVICE ADDRESS | ACK | READ BYTE (8 Bits) | NACK | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $8 b 11000<A D D R 2><A D D R 1>1$ |  | $8 b X X X X X X X X$ |  |  |

Table 1. 2-Wire Serial Interface Address Configuration (Set by ADDR2 and ADDR1)

| ADDRESS (WRITE/READ) | ADDR2 | ADDR1 |
| :---: | :---: | :---: |
| $\mathrm{C} 0 / \mathrm{C} 1_{\text {hex }}$ | Low | Low |
| $\mathrm{C} 2 / \mathrm{C} 3_{\text {hex }}$ | Low | High |
| $\mathrm{C} 4 / \mathrm{C} 5_{\text {hex }}$ | High | Low |
| $\mathrm{C} 6 / \mathrm{C} 7_{\text {hex }}$ | High | High |

## HI-IF Single-Chip Broadband TV Tuners

Table 2. Register Configuration

| REGISTER NUMBER | REGISTER <br> NAME | REGISTER ADDRESS | MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 8 DATA BITS |  |  |  |  |  |  |  |
|  |  |  | D7 | D6 | D5 | D4 | D3 | D2 | DB1 | D0 |
| 1 | VCO1_N1 | 00hex | X | X | X | 1N12 | 1N11 | 1N10 | 1N9 | 1N8 |
| 2 | VCO1_N2 | 01 hex | 1N7 | 1N6 | 1N5 | 1N4 | 1N3 | 1 N 2 | 1 N 1 | 1N0 |
| 3 | VCO1_R | 02hex | X | X | X | 1R4 | 1R3 | 1R2 | 1R1 | 1R0 |
| 4 | VCO2_N1 | 03hex | 2N15 | 2N14 | 2N13 | 2N12 | 2N11 | 2N10 | 2N9 | 2N8 |
| 5 | VCO2_N2 | 04hex | 2N7 | 2N6 | 2N5 | 2N4 | 2N3 | 2N2 | 2N1 | 2N0 |
| 6 | VCO2_R | 05hex | X | 2R6 | 2 R 5 | 2R4 | 2 R 3 | 2 R 2 | 2R1 | 2 RO |
| 7 | VCO_SET | 06hex | 1VCO2 | 1VCO1 | 1VCOO | X | 1CP1 | 1CP0 | 2CP1 | 2CP0 |
| 8 | TEST | 07hex | X | 1 T 4 | 1 T 3 | 1 T 2 | 1 T 1 | 1 TO | ST1 | STO |
| 9 | HI-IF | 08hex | X | X | F1 | F0 | MUX3 | MUX2 | MUX1 | MUXO |

$X=$ Don't care.

Table 3. Register Description

| REGISTER <br> NUMBER | REGISTER <br> NAME | REGISTER <br> ADDRESS | FUNCTION |
| :---: | :---: | :---: | :--- |
| 1 | VCO1_N1 | 00hex | VCO1 N divide high |
| 2 | VCO1_N2 | 01hex | VCO1 N divide low |
| 3 | VCO1_R | 02hex | VCO1 R divide |
| 4 | VCO2_N1 | 03hex | VCO2 N divide high |
| 5 | VCO2_N2 | 04hex | VCO2 N divide low |
| 6 | VCO2_R | 05hex | VCO2 R divide |
| 7 | VCO_SET | 06hex | VCO select and charge-pump settings |
| 8 | TEST | 07hex | Test mode. For test purposes only. Default = 20hex |
| 9 | HI-IF | 08hex | Mode select, MUX output select |

Table 4. 1st VCO N-Divider Higher Register (VCO1_N1)

| BIT ID | BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :---: | :---: | :--- |
| $X$ | $X$ | $7-5$ | Reserved |
| 1 N | 1 st VCO N-Divider | $4-0$ | 1 st VCO N-divider MSB bits |

Table 5. 1st VCO N-Divider Lower Register (VCO1_N2)

| BIT ID | BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 N | 1 st VCO N-Divider | $7-0$ | 1 st VCO N-divider LSB bits |

## HI-IF Single-Chip Broadband TV Tuners

Table 6. 1st VCO R-Divider Higher Register (VCO1_R)

| BIT ID | BIT NAME | BIT LOCATION (0 $=\mathbf{L S B})$ | FUNCTION |
| :---: | :---: | :---: | :--- |
| $X$ | $X$ | $7-5$ | Reserved |
| $1 R$ | 1 st VCO R-Divider | $4-0$ | 1 st VCO R-divider |

Table 7. 2nd VCO N-Divider Higher Register (VCO2_N1)

| BIT ID | BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :---: | :---: | :--- |
| 2 N | 2nd VCO N-Divider | $7-0$ | 2nd VCO N-divider MSB bits |

Table 8. 2nd VCO N-Divider Lower Register (VCO2_N2)

| BIT ID | BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :---: | :---: | :---: |
| $2 N$ | 2nd VCO N-Divider | $7-0$ | 2nd VCO N-divider LSB bits |

Table 9. 2nd VCO R-Divider Higher Register (VCO2_R)

| BIT ID | BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :---: | :---: | :--- |
| $X$ | $X$ | 7 | Reserved |
| $2 R$ | 2nd VCO R-Divider | $6-0$ | 2nd VCO R-divider |

Table 10. VCO Tank and Charge-Pump Select Register (VCO_SET)

| BIT ID | BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1VCO | 1st VCO Tank Select | 7, 6, 5 | 1st VCO Tank Select: <br> - $000=1$ st VCO tank (the lowest frequency oscillator) <br> - 001 = 2nd VCO tank <br> - 010 = 3rd VCO tank <br> - 011 = 4th VCO tank <br> - 100 = 5th VCO tank <br> - 101 = 6th VCO tank <br> - 110 = 7th VCO tank <br> - 111 = 8th VCO tank (the highest frequency oscillator) |
| X | X | 4 | Reserved |
| 1 CP | 1st VCO Charge-Pump Current | 3, 2 | 1st VCO Charge-Pump Current: <br> - $00=0.2 \mathrm{~mA}$ <br> - $01=0.4 \mathrm{~mA}$ <br> - $10=0.6 \mathrm{~mA}$ <br> - $11=0.8 \mathrm{~mA}$ |
| 2CP | 2nd VCO Charge-Pump Current | 1, 0 | 2nd VCO Charge-Pump Current: <br> - $00=0.2 \mathrm{~mA}$ <br> - $01=0.4 \mathrm{~mA}$ <br> - $10=0.6 \mathrm{~mA}$ <br> - $11=0.8 \mathrm{~mA}$ |

## HI-IF Single-Chip Broadband TV Tuners

Table 11. HI-IF Step Control and MUX Output Register (HI-IF)

| BIT ID | BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :---: | :---: | :---: |
| X | X | 7,6 | Reserved |
| F | HI-IF Filter Control | 5, 4 | HI-IF Filter Control: <br> - 00 = Step down 5 MHz <br> - 01 = Nominal <br> - 11 = Step up 5 MHz |
| MUX | Lock-Detect and MUX Output Control | 3-0 | Lock-Detect and MUX Output Control: <br> - 0000 = Normal, low-noise operation <br> - 0001 = Lock detect for the 1st VCO <br> - 0010 = Lock detect for the 2nd VCO <br> - 0011 = 1st VCO N-divider <br> - 0100 = 1st VCO R-divider <br> - 0101 = 2nd VCO N-divider <br> - 0110 = 2nd VCO R-divider <br> - 0111 = Reference oscillator <br> - 1000 = AND output of lock detector <br> - 1001 = NAND output of lock detector <br> - 1010 = 1st VCO VTUNE over/under indicator <br> - 1011 = 2nd VCO VTUNE over/under indicator |

Table 12. Read Mode Register Configuration

| REGISTER NUMBER | REGISTER NAME | MSB |  |  |  |  |  | LSB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 8 DATA BITS |  |  |  |  |  |  |  |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | DB1 | D0 |
| 1 | LD_POR | LOCK1 | LOCK2 | POR | OU1 | OU2 | X | X | X |

Table 13. Read Mode Register Description

| REGISTER NUMBER | REGISTER NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | LD_POR | Lock detect and power-on reset |

Table 14. Lock Detect and POR Register

| BIT ID | BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :---: | :---: | :---: |
| LOCK1 | LOCK1 | 7 | Lock indicator for 1st VCO (see Table 15) |
| LOCK2 | LOCK2 | 6 | Lock indicator for 2nd VCO |
| POR | POR | 5 | Power-on reset indicator. 1 indicates successful power-on reset. |
| OU1 | OU1 | 4 | Over or Under $\mathrm{V}_{\text {TUNE }}$ indicator for 1st VCO (see Table 15) |
| OU2 | OU2 | 3 | Over or Under VTUNE indicator for 2nd VCO |
| X | X | 2, 1, 0 | Reserved |

Table 15. 1st VCO Truth Table

| LOCK1 | OU1 | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | $x$ | 1st VCO Locked |
| 0 | 0 | (Under) Choose next lower tank |
| 0 | 1 | (Over) Choose next higher tank |

## HI-IF Single-Chip Broadband TV Tuners



# HI-IF Single-Chip Broadband TV Tuners 

Applications Information

RF Input

An LNA provides a single-ended broadband input matched to a $75 \Omega$ source. It provides a linear, continuous gain-control range of over 30dB before the signal is upconverted. A 10nH inductor in series with a 1000pF capacitor is required at the RF input (pin 3) to achieve optimal matching (see the Typical Application Circuit).

## HI-IF Frequency Agility

In a double conversion receiver, beat frequencies are generated from harmonics of the LOs associated with this system. In some instances these beat frequencies may coincide with the IF. If this occurs, it is possible to shift the HI-IF slightly by retuning the LOs. This shift moves the beat out of the IF band. The MAX3550/ MAX3351/MAX3553 support this capability by allowing the user to shift the center frequency of the HI-IF filter slightly, tracking the shift in the LO frequencies, preserving the optimum image rejection and insertion loss. The HI-IF filter frequency shift is controlled with the HIIF filter step control bits (F0 and F1, register address 8).

## IF Outputs

A first differential IF output (IFOUT1+, IFOUT1-), although intended to drive a standard IF SAW filter, is capable of driving loads as low as $200 \Omega$. A second differential IF output (IFOUT2+, IFOUT2-) provides a balanced output capable of driving loads as low as $300 \Omega$ and can be AC-coupled to a standard QAM demodulator's ADC.

## Gain Control

The MAX3550/MAX3551/MAX3553 have two VGA circuits that are used to achieve the optimum SNR while minimizing distortion. At low input signal levels the RFVGA voltage should be 3.0V. This sets the LNA gain at its maximum. The IFVGA control voltage is used to set the required output signal level. As the RF input level increases, the IFVGA voltage drops. When the IFVGA voltage reaches a user-defined value (RFVGA attack point), the IFVGA voltage is frozen and the RFVGA voltage is adjusted to maintain the desired output level.

## VC01 Selection

VCO1 generates the first local oscillator (LO1) frequency for the upconverting mixer. It consists of an array of eight VCOs; each tuned to a unique frequency band, to cover the required frequency range. The desired VCO is chosen through the serial data interface (SDI). Please refer to Application Note: MAX3550/MAX3551/ MAX3553 VCO Selection for further information on VCO1 VCO selection.

## Synthesizer Comparison Frequency Selection

The two on-chip synthesizers of the MAX3550/MAX3551/ MAX3553 are capable of supporting a wide range of comparison frequencies. The PLL for the first LO (LO1) provides a comparison frequency range from below 250 kHz up to 4 MHz , assuming a 4 MHz reference (crystal) frequency. The second LO (LO2) PLL supports a comparison frequency range from below 50 kHz up to 2 MHz , again assuming a 4 MHz reference.
Comparison frequencies of 1 MHz for $\mathrm{LO} 1(\mathrm{R} 1=4)$ and 250 kHz for LO2 (R2 $=16$ ) are recommended for the MAX3550 and MAX3551. For the MAX3553, the recommended LO2 comparison frequency is 142.8571 kHz ( R 2 $=28,4 \mathrm{MHz}$ crystal frequency). These values ensure optimum resolution while working with the loop filters to suppress spurious energy and provide acceptable lock time.

Synthesizer Loop Filters
A third-order lowpass loop filter is used for each local oscillator to achieve low spurious and low phase noise. The loop bandwidth is chosen so the spurious rejection is sufficient and a reasonable lock time is achieved. Refer to the EV kit for the recommended loop-filter component values.

Crystal Oscillator Interface The crystal oscillator pins (OSCIN, OSCOUT) must be connected to a crystal or an external reference oscillator. When connecting directly to a crystal, refer to the EV kit for the recommended component values. When using an external reference oscillator, drive OSCIN with amplitude of $1.5 \mathrm{VP}-\mathrm{P}$, and leave OSCOUT unconnected.

Power-Supply Layout To minimize coupling between different sections of the IC, the ideal power-supply layout is a star configuration, which has a large decoupling capacitor at a central VCC node. The VCC traces branch out from this node, each going to a separate VCC node in the MAX3550/MAX3551/ MAX3553 circuit. At the end of each trace is a bypass capacitor with a low impedance to ground at the frequency of interest. This arrangement provides local decoupling at each $\mathrm{V}_{\mathrm{CC}}$ pin. Use at least one via per bypass capacitor for a low-inductance ground connection.

## HI-IF Single-Chip Broadband TV Tuners

## Functional Diagrams (continued)



Matching Network Layout
The layout of a matching network can be very sensitive to parasitic circuit elements. To minimize parasitic inductance, keep all traces short and place components as close to the IC as possible. To minimize parasitic capacitance, a cutout in the ground plane (and any other planes) below the matching network components can be used. Refer to the EV kit for recommended input matching network.

Chip Information
TRANSISTOR COUNT: 18,970
PROCESS: SiGe BiCMOS

## HI-IF Single-Chip Broadband TV Tuners

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.


[^0]:    SPI and QSPI are trademarks of Motorola, Inc.
    MICROWIRE is a trademark of National Semiconductor Corp.

