




# POWER-DISTRIBUTION SWITCHES

### **FEATURES**

- 95-mΩ Maximum (5-V Input) High-Side MOSFET Switch
- Short-Circuit Protection and Thermal Protection
- Logic Overcurrent Output
- 4-V to 7-V Operating Range
- Enable Input Compatible With 3-V and 5-V Logic
- Controlled Rise and Fall Times Limit Current Surges and Minimize EMI
- Undervoltage Lockout Ensures That Switch is Off at Start-Up
- 10-µA Maximum Standby Current

- Available in Space-Saving 8-Pin SOIC and 8-Pin PDIP
- 0°C to 125°C Operating Junction Temperature Range
- 12-kV Output, 6-kV Input Electrostatic-Discharge Protection
- UL Listed (TPS2014) File No. E169910



### DESCRIPTION

The TPS2014 and TPS2015 power distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. The high-side switch is a 95-m $\Omega$  n-channel MOSFET. The switch is controlled by a logic enable that is compatible with 3-V and 5-V logic. Gate drive is provided by an internal charge pump designed to control the power switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 4 V.

When the output load exceeds the current-limit threshold or a short is present, the TPS20xx limits the output current to a safe level by switching into a constant-current mode, and the overcurrent logic output is set to low. Continuous heavy overloads and short circuits will increase the power dissipation in the switch and cause the junction temperature to rise. A thermal protection circuit is implemented, which shuts the switch off to prevent damage when the junction temperature exceeds its thermal limit. An undervoltage lockout is provided to ensure the switch is in the off state at start-up.

The TPS2014 and TPS2015 differ only in short-circuit current limits. The TPS2014 is designed to limit at 1.2 A load and the TPS2015 limits at 2 A (see the available options table). The TPS20xx is available in 8-pin small-outline integrated circuit (SOIC) and 8-pin PDIP packages, and operates over a junction temperature range of 0°C to 125°C.

GENERAL SWITCH CATALOG													
33 mΩ, single  TPS201xA 0.2 A - 2 A TPS202x 0.2 A - 2 A TPS203x 0.2 A - 2 A	80 mΩ, single  TPS2014 600 mA TPS2015 1 A TPS2041B 500 mA TPS2045A 250 mA TPS2049 100 mA TPS2049 100 mA TPS2061 1 A TPS2061 1 A TPS2061 1 A TPS2068 1.5 A TPS2069 1.5 A	80 mΩ, dual  TPS2042B 500 mA TPS2045B 550 mA TPS2056 250 mA TPS2062 1 A TPS2060 1.5 A TPS2064 1.5 A	80 mΩ, dual  TPS2080 500 mA TPS2081 500 mA TPS2092 250 mA TPS2091 250 mA TPS2092 250 mA	80 mΩ, triple  TPS2043B 500 mA TPS2053B 500 mA TPS2053B 500 mA TPS2057A 250 mA TPS2063 1 A TPS2067 1 A	80 mΩ, quad	80 mΩ, quad  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **AVAILABLE OPTIONS**

T <sub>A</sub>	RECOMMENDED MAXIMUM	TYPICAL SHORT-CIRCUIT	PACKAGED	CHIP FORM	
	CONTINUOUS LOAD CURRENT	CURRENT LIMIT AT 25°C	SOIC (D) <sup>(2)</sup>	PDIP (P)	(Y)
0°C TO 95°C	0.6 A	1.2 A	TPS2014D	TPS2014P	TPS2014Y
0°C TO 85°C	1 A	2 A	TPS2015D	TPS2015P	TPS2015Y

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS2014DR).


# **FUNCTIONAL BLOCK DIAGRAM**





## **TPSA20xxY CHIP INFORMATION**

This chip, when properly assembled, displays characteristics similar to those of the TPS20xx. Ultrasonic bonding may be used on the doped aluminium bonding pads. The chip may be mounted with conductive epoxy or a gold-silicon preform.



## **TERMINAL FUNCTIONS**

TERMI	TERMINAL		DESCRIPTION					
NAME	NO.	I/O	DESCRIPTION					
EN	4	I	Enable input. Logic low at EN turns the power switch on.					
GND	1	I	ound					
ĪN	2, 3	I	Input voltage					
<del>OC</del>	5	0	OC is asserted active low during a fault condition.					
OUT	6-8	0	Power switch output					



### **DETAILED DESCRIPTION**

### **POWER SWITCH**

The power switch is an N-channel MOSFET with a maximum on-state resistance of 95 m $\Omega$  ( $V_{I(IN)} = 5V$ ), configured as a high-side switch.

## **Charge Pump**

An internal 100-kHz charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 4 V and requires very little supply current.

### **Driver**

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage. The rise and fall times are typically in the 2-ms to 4-ms range instead of the microsecond or nanosecond range for a standard FET.

# Enable (EN)

A logic high on  $\overline{\text{EN}}$  turns off the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current to less than 10 A. A logic zero input restores bias to the drive and control circuits and turns the power on. The enable input is compatible with both TTL and CMOS logic levels.

# Overcurrent (OC)

OC is an open-drain logic output that is asserted (active low) when an overload or short circuit is encountered. The output remains asserted until the overload or short-circuit condition is removed.

### **Current Sense**

A sense FET monitors the current supplied to the load. The sense FET provides a much more efficient way to measure current than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its linear region, which switches the output into a constant current mode and simply holds the current constant while varying the voltage on the load.

### **Thermal Sense**

An internal thermal-sense circuit shuts off the power switch when the junction temperature rises to approximately to 180C. Hysteresis is built into the thermal sense circuit. After the device has cooled approximately 20C, the switch turns back on. The switch continues to cycle off and on until the fault is removed.

### **Undervoltage Lockout**

An internal voltage sense monitors the input voltage. When the input voltage is below 3.2 V nominal, a control signal turns off the power switch.



## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

		UNIT
V <sub>I</sub> <sup>(2)</sup>	Input voltage range	-0.3 V to 7 V
V <sub>O</sub> <sup>(2)</sup>	Output voltage range	-0.3 V to V <sub>I(IN)</sub> + 0.3 V
V <sub>I</sub> at <del>EN</del>	Input voltage range	-0.3 V to 7 V
lo	Continuous output current	Internally limited
	Continuous total power dissipation	See Dissipation Rating Table
TJ	Operating virtual junction temperature range	0C to 125C
T <sub>stg</sub>	Storage temperature range,	-65C to 150C
	Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE $T_A = 25C$	T <sub>A</sub> = 70C POWER RATING	T <sub>A</sub> = 125C POWER RATING
Р	1175 mW	9.4 mW/°C	752 mW	235 mW
D	725 mW	5.8 mW/°C	464 mW	145 mW

## RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
VI	Input voltage	4	5.5	V	
V <sub>I</sub> at EN	Input voltage				V
ı	Continuous autout aurrent	TPS2014	0	0.6	^
10	Continuous output current TPS2015			1	Α
TJ	Operating virtual junction temper	0	125	С	

## **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = \text{rated current}$ ,  $\overline{EN} = 0 \text{ V}$  (unless otherwise noted)

	PARAMETER	TES	MIN	TYP	MAX	UNIT		
POW	ER SWITCH							
		$V_1 = 5.5 V$ ,	$T_J = 25C$			75	95	
r	On-state resistance	$V_I = 5 V$ ,	$T_J = 25C$			80	95	mΩ
r <sub>on</sub> On-state resis	Oli-State resistance	$V_1 = 4.5V$ ,	$T_J = 25C$			90	110	
		$V_I = 4 V$ ,	$T_J = 25C$			96	110	
		$\overline{EN} = V_I,$	$T_{J} = 25C$			0.001	1	Α
	Lookaga current, output	$\overline{EN} = V_I,$	$0^{\circ}C \leq T_{J} \leq 7$	125°C			10	A
I <sub>lkg</sub>	Leakage current, output	$V_I = 5.5 V$ ,	$T_{J} = 25C,$	$C_L = 1 F$		4		ma
		$V_I = 4 V$ ,	$T_{J} = 25C,$	$C_L = 1 F$		3.8		ms
	Fall time output	$V_1 = 5.5 V$ ,	$T_{J} = 25C,$	C <sub>L</sub> = 1 F		3.9		ma
t <sub>f</sub>	Fall time, output	V <sub>I</sub> = 4 V,	$T_{J} = 25C,$	C <sub>L</sub> = 1 F		3.5		ms

<sup>(1)</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

<sup>(2)</sup> All voltages are with respect to GND.



# **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = \text{rated current}$ ,  $\overline{EN} = 0 \text{ V}$  (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
ENAE	BLE INPUT (EN)						
$V_{IH}$	High-level input voltage	4 V ≤ V <sub>I</sub> ≤ 5.	5 V	2			V
$V_{IL}$	Low-level input voltage	$4 \text{ V} \leq \text{V}_{\text{I}} \leq 5.$	5 V		0.8		V
I <sub>I</sub>	Input current	EN= 0 V or E	N = V <sub>I</sub>	0.5	0.5		Α
t <sub>PLH</sub>	Propagation (delay) time, low to high output	C <sub>L</sub> = 1 F			20		mA
t <sub>PHL</sub>	Propagation (delay) time, high to low output	C <sub>L</sub> = 1 F			40		mA
CURF	RENT LIMIT						
	Chart aireasit autout aurrent	T <sub>J</sub> = 25C,	TPS2014	0.66	1.2	1.8	А
los	Short-circuit output current	$V_1 = 5.5 \text{ V}$	TPS2015	1.1	2	3	
SUPF	PLY CURRENT						
	Cumply ourrent loss lovel output	<del>FN</del> V	T <sub>J</sub> = 25C		0.015	10	Α
I <sub>DDL</sub>	Supply current, low-level output	$\overline{EN} = V_I$	0°C ≤ T <sub>J</sub> ≤ 125°C			10	А
	Supply ourrent high level output	EN = 0 V	T <sub>J</sub> = 25C		73	100	Α
I <sub>DDH</sub>	Supply current, high-level output	EIN = U V	$0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$			100	A
UNDE	ERVOLTAGE LOCKOUT						
$V_{IL}$	Low-level input voltage			2	3.2	4	V
OC							
Ios	Short-circuit output current	0°C ≤ T <sub>J</sub> ≤ 125°C				5	mA
$V_{OL}$	Low-level output voltage	0°C ≤ T <sub>J</sub> ≤ 1	25°C			0.3	ША



# **ELECTRICAL CHARACTERISTICS (CONTINUED)**

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = \text{rated current}$ ,  $\overline{EN} = 0 \text{ V}$  (unless otherwise noted)

	DADAMETED	TE	ST CONDITION	c(1)	TPS201	4Y, TPS2	2015Y	UNIT	
	PARAMETER	16	TEST CONDITIONS.				MAX	UNII	
POW	ER SWITCH								
			$T_J = 25C$			75			
	On-state resistance	$V_{I} = 5 V,$	$T_J = 25C$			80		mΩ	
r <sub>on</sub>	Off-State resistance	$V_1 = 4.5V$ ,				90		11122	
Ì		$V_I = 4 V$ ,	$T_J = 25C$			96			
	Lookago ourrent output	$\overline{EN} = V_I,$	$T_J = 25C$			0.001		Α	
I <sub>lkg</sub>	Leakage current, output	$\overline{EN} = V_I,$	0°C ≤ T <sub>J</sub> ≤ 1	125°C		10		А	
	Ding time, gutput	V <sub>I</sub> = 5.5 V,	$T_{J} = 25C,$	C <sub>L</sub> = 1 F		4		ma	
t <sub>r</sub>	Rise time, output	V <sub>I</sub> = 4 V,	$T_{J} = 25C,$	C <sub>L</sub> = 1 F		3.8		ms	
	Fall time a subsuit	V <sub>I</sub> = 5.5 V,	$T_{J} = 25C,$	C <sub>L</sub> = 1 F		3.9			
t <sub>f</sub>	Fall time, output		$T_{J} = 25C,$			3.5		ms	
ENA	BLE INPUT (EN)								
$V_{IH}$	High-level input voltage	4 V ≤ V <sub>I</sub> ≤ 5.5	V			2		V	
$V_{IL}$	Low-level input voltage	4 V ≤ V <sub>I</sub> ≤ 5.5	V			0.8		V	
II	Input current	EN= 0 V or EN	$\overline{V} = V_1$			0.5		Α	
t <sub>PLH</sub>	Propagation (delay) time, low to high output	C <sub>L</sub> = 1 F				20			
t <sub>PHL</sub>	Propagation (delay) time, high to low output	C <sub>L</sub> = 1 F			40			ms	
CUR	RENT LIMIT								
_	Short-circuit output current	T <sub>J</sub> = 25C,	V - 5 5 V	TPS2014		1.2		^	
los	Short-circuit output current	1 j = 250,	TPS2015		2			Α	
SUPF	PLY CURRENT								
_	Supply ourront low lovel output	EN = V <sub>I</sub>	$T_{J} = 25C$			0.015			
I <sub>DDL</sub>	Supply current, low-level output	EIN = VI	$0^{\circ}C \leq T_{J} \leq 1$	25°C	10			Α	
	Supply current, high-level output	<del></del>	$T_{J} = 25C$			73		^	
IDDH	Supply current, high-level output	$\overline{EN} = 0 \text{ V}$ $0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$			100			Α	
UND	ERVOLTAGE LOCKOUT								
$V_{IL}$	Low-level input voltage					3.2		V	
OC		,					-		
Ios	Short-circuit output current	0°C ≤ T <sub>J</sub> ≤ 125	5°C			5		A	
V <sub>OL</sub>	Low-level output voltage	0°C ≤ T <sub>J</sub> ≤ 125	5°C			0.3		mA	


<sup>(1)</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.



## PARAMETER MEASUREMENT INFORMATION

## **Table 1. Table of Timing Diagrams**


	FIGURE
Propagation Delay and Rise Time With 1- $\mu$ F Load, $V_{I(IN)} = 5 \text{ V}$	1
Propagation Delay and Fall Time With 1- $\mu$ F Load, $V_{I(IN)} = 5 \text{ V}$	2
TPS2014 Short-Circuit Current. Short is Applied to Enabled Device, V <sub>I(IN)</sub> = 5 V	3
TPS2015 Short-Circuit Current. Short is Applied to Enabled Device, V <sub>I(IN)</sub> = 5 V	4
TPS2014 Threshold Current, V <sub>I(IN)</sub> = 5 V	5
TPS2015 Threshold Current, V <sub>I(IN)</sub> = 5 V	6
TPS2014 (Enabled) into Short Circuit, V <sub>I(IN)</sub> = 5 V	7
TPS2015 (Enabled) into Short Circuit, V <sub>I(IN)</sub> = 5 V	8



Enable Voltage – 2 0 Output Voltage - V S 0 5 10 15 20 25 30 35 40 45 50 t - Time - ms

Figure 1. Propagation Delay and Rise Time With 1- $\mu$ F Load,  $V_{I(IN)}$  = 5 V

Figure 2. Propagation Delay and Fall Time With 1- $\mu$ F Load,  $V_{I(IN)}$  = 5 V







Figure 3. TPS2014 Short-Circuit Current. Short is Applied to Enabled Device,  $V_{I(IN)} = 5 \text{ V}$ 

Figure 4. TPS2015 Short-Circuit Current. Short is Applied to Enabled Device,  $V_{I(IN)} = 5 \text{ V}$ 









# **TYPICAL CHARACTERISTICS**


# **Table of Graphs START HERE**


		FIGURE
Turn-On Delay Time	vs Input Voltage	9
Turn-Off Delay Time	vs Input Voltage	10
Rise Time	vs Output Current	11
Fall Time	vs Output Current	12
Supply Current, Output Enabled	vs Junction Temperature	13
Supply Current, Output Enabled	vs Junction Temperature	14
Supply Current, Output Enabled	vs Input Voltage	15
Supply Current, Output Enabled	vs Input Voltage	16
On-State Resistance	vs Junction Temperature	17
On-State Resistance	vs Input Voltage	18
Input Voltage to Output Voltage	vs Input Voltage	19
Short-Circuit Output Current	vs Input Voltage	20
Threshold Trip Current	vs Input Voltage	21
Short-Circuit Output Current	vs Junction Temperature	22
UVLO Trip Voltage	vs Junction Temperature	23
























Figure 15.

# SUPPLY CURRENT, OUTPUT DISABLED vs INPUT VOLTAGE




Figure 16.

# ON-STATE RESISTANCE vs JUNCTION TEMPERATURE




Figure 17.

# ON-STATE RESISTANCE vs INPUT VOLTAGE








Figure 18.


















### **APPLICATION INFORMATION**




Figure 24. Typical Application

### POWER SUPPLY CONSIDERATIONS

The TPS20xx has multiple inputs and outputs that must be connected in parallel to minimize voltage drop and prevent unnecessary power dissipation.

A 0.1-F ceramic bypass capacitor between IN and GND, close to the device, is recommended. A high-value electrolytic capacitor is also desirable when the output load is heavy or has large paralleled capacitors. Bypassing the output with a 0.1-F ceramic capacitor improves the immunity of the device to electrostatic discharge (ESD).

## **OVERCURRENT**

A sense FET is employed to check for overcurrent conditions. Unlike sense resistors and polyfuses, sense FETs do not increase series resistance to the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Shutdown only occurs when the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(IN)}$  has been applied (see Figure 7 and Figure 8). The TPS20xx senses the short and immediately switches into a constant-current output.

Under the second condition, the short occurs while the device is enabled. At the instant the short occurs, very high currents flow for a short time before the current-limit circuit can react (see Figure 3 and Figure 4). After the current-limit circuit has tripped, the device limits normally.

Under the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached (see Figure 5 and Figure 6). The TPS20xx is capable of delivering current up to the current-limit threshold without damage. When the threshold has been reached, the device switches into its constant-current mode.

### POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance of the n-channel MOSFET allows small surface-mount packages, such as SOIC, to pass large currents. The thermal resistance of these packages is high compared to that of power packages; it is good design practice to check power dissipation and junction temperature. The first step is to find  $r_{on}$  at the input voltage and at the operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{on}$  from Figure 17. Next calculate the power dissipation using:

$$P_D = r_{DS(on)} \times I^2$$

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

Where:

 $T_{\Delta}$ = Ambient temperature °C

 $R_{\theta JA}$  = Thermal resistance SOIC = 172°C/W, P = 106°C/W

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

### THERMAL PROTECTION

Thermal protection is provided to prevent damage to the IC when heavy-overload or a short-circuit fault is present for an extended period of time. The fault forces the TPS20xx into constant current mode, which causes the voltage across the high-side switch to increase. Under short-circuit conditions, the voltage across the switch is equal to the input voltage. The increased dissipation causes the junction temperature to rise to dangerously high levels. The protection circuit senses the junction temperature of the switch and shuts it off. The switch remains off until the junction temperature has dropped approximately 20C. The switch continues to cycle in this manner until the load fault or the input power is removed.

### UNDERVOLTAGE LOCKOUT

An undervoltage lockout is provided to ensure that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 3.2 V, the power switch quickly turns off. This facilitates the design of hot-insertion systems that may not have the ability to turn off the power switch before input power is removed. Upon reapplication of the input voltage (if enabled), the power switch turns on with a controlled rise time to reduce inrush current, EMI, and voltage overshoots.

For proper operation of the UVLO, the TPS20xx requires the voltage decay from 3 V to 2 V to take at least 200 s. Capacitance is added to the input or output of the TPS20xx to increase this decay rate. Capacitance is generally added to the output to lower inrush current due to input capacitance.

## **UNIVERSAL SERIAL BUS (USB) APPLICATIONS**

The USB specification provides for five different classes of devices based on their power sourcing and sinking requirements. These classes of devices are: bus-powered hub, self-powered hub, lower power bus-powered function, high power bus-powered function, and self-powered functions. The TPS20xx can provide power distribution solutions for many of these devices.

### **BUS-POWERED AND SELF-POWER HUBS**

Hubs provide data and power for downstream functions through output ports. Self-power hubs have internal power supplies that furnish power to downstream functions. Each port is required to supply 500 mA continuous to a downstream function. Each port must have overcurrent protection to meet the requlatory safety limit that no single port can deliver more than 5 A. The self-power hub must also have a method to detect and report an overcurrent condition to the USB host. The TPS20xx provides the required current-limiting function and has an overcurrent logic output to inform the hub controller of the fault condition. The on-state resistance of the TPS20xx is low enough to meet all USB voltage regulation requirements. The switch also provides the capability to remove power from a faulted port.

Bus-powered hubs distribute power and data from an input port to downstream ports. Each output port is required to supply 100 mA continuous. A bus-powered hub is not required to provide overcurrent protection because it is provided by the upstream port. In order to power up in a low power state, the self-powered hub must be able to switch power to its output ports. The TPS20xx can also provide this function.






Figure 25. Typical USB Self-Powered Hub Application

## LOW POWER BUS-POWERED FUNCTIONS AND HIGH POWER BUS-POWERED FUNCTIONS

Low-power and high-power bus-powered functions are powered by their input ports. If the load of the function is more than the parallel combination of  $44\Omega$  and  $10~\mu\text{F}$ , it must implement inrush current limiting. The TPS20xx provides this function with its controlled rise time during turn on.




Figure 26. Typical USB Bus-Powered Function Application

## **ESD PROTECTION**

All TPS20xx terminals incorporate ESD-protection circuitry designed to withstand a 6-kV human-body-model discharge as defined in MIL-STD-883C. Additionally, the output is protected from discharges up to 12 kV.

www.ti.com 25-Feb-2022

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2015D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	2015	Samples
TPS2015DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	2015	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 25-Feb-2022

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2015DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 5-Jan-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2015DR	SOIC	D	8	2500	340.5	336.1	25.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

# **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS2015D	D	SOIC	8	75	507	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated