

11373

Octal D-Type Transparent Latches with 3-State Outputs

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

54AC11373, 74AC11373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

54AC11373...JT PACKAGE 74AC11373...DB, DW OR NT PACKAGE

SCAS213 - D2957, MAY 1987 - REVISED APRIL 1993

- Eight Latches In a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Plastic Shrink Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mll DIPs

description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'AC11373 are transparent D-type latches. While the enable (C) is high, the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

A buffered output-enable input (\overline{OE}) can be used to place the eight outputs in either a normal logic

	TOP V	iEW)	
10		24	ŌĒ
20	2	23	1D
3Q [3	22	2D
40[4	21	3D
GND	5	20	4D
GND	6	19	Vcc
GND [7	18	V _{CC}
GND [8	17	5D
5Q [9	16	6D
6Q [10	15	7D
70	11	14	8D
8Q [12	13	C
E4AC11	272		
54AC 11.	(TOP \	/1EW)	ACRAGE
		()	
<u> </u>	ΫŠ	ភ្ល័ច្ល	Q
فت ا	úū	ĆĊĊ	л <u>о</u> п
2D 5 4 3	2 1	28 27	^{7 26} 25 7D
1D 1 6			24 8D
OE T 7			23 C
			22 🛛 NC
1Q 🗍 9			21 🛛 8Q
2Q 🗍 10			20 🚺 7Q
3Q 🗍 11			19 🚺 6Q
	14 15		
σ <u>ρ</u>	<u>0</u> 0		Ø
4 N	Z Z	S S	5 C
NC – No intern	al conn	ection	1

state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pullup components.

The output enable \overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The 54AC11373 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74AC11373 is characterized for operation from -40° C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



FUNCTION	TABLE

	(each latch)										
	INPUTS	OUTPUT									
ŌĒ	ENABLE C	D	Q								
L	н	н	н								
L	н	L	L								
L	L	x	Q0								
н	_ X	Х	z								

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





Pin numbers shown are for the DW, JT, and NT packages.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	– 0.5 V to 6 V
Input voltage range, VI (see Note 1)	0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Note 1)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	ž ± 20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output current, I_{O} (V _O = 0 to V _{CC})	± 50 mA
Continuous current through V _{CC} or GND	± 200 mA
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

			54	54AC11373 74AC11373					
			MIN	NOM	MAX	MIN	NOM	MAX	UNH
Vcc	Supply voltage		3	5	5.5	3	5	5.5	v
		V _{CC} = 3 V	2.1			2.1			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			v
		V _{CC} = 5.5 V	3.85			3.85	_		
		V _{CC} = 3 V			0.9			0.9	
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	v
		V _{CC} = 5.5 V			1.65			1.65	
VI	Input voltage		0		Vcc	0		Vcc	V
Vo	Output voltage		0		Vcc	0		Vcc	V
[V _{CC} = 3 V			-4			- 4	
юн	High-level output current	VCC = 4.5 V		-	- 24			-24	mA
		V _{CC} = 5.5 V			-24			-24	
		V _{CC} = 3 V			12			12	
10L	Low-level output current	V _{CC} = 4.5 V		_	24			24	mA
		V _{CC} = 5.5 V			24			24	
A 4 / A	have the position size of fall sets	00	0		5	0		5	
	input transition rise or fail rate	Data, C	0		10	0		10	ns/V
TA	Operating free-air temperature		-55		125	- 40		85	°C

recommended operating conditions



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	Vee	Т	Δ = 25°C		54AC1	1373	74AC11373		
PARAMETER	TEST CONDITIONS	vcc	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	lOH = - 20 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	IOH = -4 mA	3 ∨	2.58			2.4		2.48		14
⊻он		4.5 V	3.94			3.7		3.8		v
	10H = - 24 IIIA	5.5 V	4.94			4.7		4.8		
	I _{OH} = - 50 mA [†]	5.5 V				3.85				
	I _{OH} = - 75 mAt	5.5 V						3.85		
		3 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	
		5.5 V			0.1		0.1		0.1	
	I _{OL} = 12 mA	3 ∨			0.36		0.5		0.44	
VOL		4.5 V			0.36		0.5		0.44	v
	IOL = 24 MA	5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	I _{OL} = 75 mA [†]	5.5 V							1.65	
loz	Vo ≖ Vcc or GND	5.5 V			± 0.5		± 10		± 5	μA
lı lı	VI = VCC or GND	5.5 V			± 0.1		± 1		± 1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μA
Ci	Vi = VCC or GND	5 V		4						рF
Co	V _O = V _{CC} or GND	5 V		10						рF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		54AC11373		74AC11373		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, enable C high	5.5		5.5		5.5		ns
t _{su}	Setup time, data before enable C↓	4		4		4		ns
th	Hold time, data after enable C1	2		2		2		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		54AC11373		74AC11373		LINIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t₩	Pulse duration, enable C high	4		4		4		ns
t _{su}	Setup time, data before enable C↓	3.5		3.5		3.5		ns
th	Hold time, data after enable CL	2		2		2		ns



switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	Т т	T _A = 25°C			54AC11373		74AC11373	
PARAMETER	(INPUT)	UT) (OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH	D	Q -	1.5	9	13.1	1.5	15.7	1.5	14.8	
tPHL_			1.5	8	10.6	1.5	12.4	1.5	11.7	115
^t PLH	C	Aav 0	1.5	10	14.5	1.5	17.4	1.5	16.3	
^t PHL	U	Any Q	1.5	9.5	12.8	1.5	15.2	1.5	14.2	115
^t PZH	<u>7</u>	Any ()	1.5	9	13.1	1.5	15.7	1.5	14.7	06
^t PZL	UE UE		1.5	8.5	11.6	1.5	14.1	1.5	13.1	12
tPHZ	ΔE	40V 0	1.5	9.5	12	1.5	13.1	1.5	12.7	
tPLZ		Any Q	1.5	7.5	10.2	1.5	11.3	1.5	10.8	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	T,	4 = 25° C	;	54AC	11373	74AC	11373	LINIT
PARAMEICK	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	0	1.5	6	8.9	1.5	11.7	1.5	10.3	
^t PHL			1.5	5.5	7.6	1.5	9.1	1.5	8.4	115
^t PLH	C	Δηγ.Ο	1.5	6.5	10	1.5	12.1	1.5	11.3	
tPHL	Ŭ		1.5	6.5	9.1	1.5	11	1.5	10.2	611
^t PZH	<u>7</u> 5	Amy O	1.5	6.5	9.5	1.5	11.6	1.5	10.8	
^t PZL		Any Q	1.5	6	8.6	1.5	10.9	1.5	9.7	115
^t PHZ	<u> </u>		1.5	8.5	10.6	1.5	11.5	1.5	11.1	06
^t PLZ	UE	Any Q	1.5	6	8.2	1.5	9.1	1.5	8.7	115

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	TYP	UNIT
		Outputs enabled		47	
Cpd	Power dissipation capacitance per laten	Outputs disabled		36	pr



54AC11373, 74AC11373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS213 - D2957, MAY 1987 - REVISED APRIL 1993



NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f = 3 ns, t_f = 3 ns.

- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.



