

National Semiconductor is now part of
Texas Instruments.

Search <http://www.ti.com/> for the latest technical
information and details on our current products and services.

1A Low Dropout CMOS Linear Regulators Stable with Ceramic Output Capacitors

General Description

The LP38690/2 low dropout CMOS linear regulators provide tight output tolerance (2.5% typical), extremely low dropout voltage (450mV @ 1A load current, $V_{OUT} = 5V$), and excellent AC performance utilizing ultra low ESR ceramic output capacitors.

The low thermal resistance of the LLP, SOT-223 and T0-252 packages allow the full operating current to be used even in high ambient temperature environments.

The use of a PMOS power transistor means that no DC base drive current is required to bias it allowing ground pin current to remain below 100 μA regardless of load current, input voltage, or operating temperature.

Dropout Voltage: 450 mV (typ) @ 1A (typ, 5V out).

Ground Pin Current: 55 μA (typ) at full load.

Precision Output Voltage: 2.5% (25°C) accuracy.


Features

- 2.5% output accuracy (25°C)
- Low dropout voltage: 450mV @ 1A (typ, 5V out)
- Wide input voltage range (2.7V to 10V)
- Precision (trimmed) bandgap reference
- Guaranteed specs for -40°C to +125°C
- 1 μA off-state quiescent current
- Thermal overload protection
- Foldback current limiting
- T0-252, SOT-223 and 6-Lead LLP packages
- Enable pin (LP38692)

Applications





- Hard Disk Drives
- Notebook Computers
- Battery Powered Devices
- Portable Instrumentation

Typical Application Circuits



Note: * Minimum value required for stability.
**LLP package devices only.

Connection Diagrams



Pin Descriptions

Pin	Description
V_{IN}	This is the input supply voltage to the regulator. For LLP devices, both V_{IN} pins must be tied together for full current operation (500mA maximum per pin).
GND	Circuit ground for the regulator. For the TO-252 and SOT-223 packages this is thermally connected to the die and functions as a heat sink when the soldered down to a large copper plane.
SNS	Output sense pin allows remote sensing at the load which will eliminate the error in output voltage due to voltage drops caused by the resistance in the traces between the regulator and the load. This pin must be tied to V_{OUT} .
V_{EN}	The enable pin allows the part to be turned ON and OFF by pulling this pin high or low.
V_{OUT}	Regulated output voltage.
DAP	LLP Only - The DAP (Exposed Pad) functions as a thermal connection when soldered to a copper plane. See LLP MOUNTING section in Application Hints for more information.

Ordering Information

Order Number	Package Marking	Package Type	Package Drawing	Supplied As
LP38690SD-1.8	L113B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38690SD-2.5	L114B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38690SD-3.3	L115B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38690SD-5.0	L116B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38690DT-1.8	LP38690DT-1.8	TO-252	TD03B	75 Units per Rail
LP38690DT-2.5	LP38690DT-2.5	TO-252	TD03B	75 Units per Rail
LP38690DT-3.3	LP38690DT-3.3	TO-252	TD03B	75 Units per Rail
LP38690DT-5.0	LP38690DT-5.0	TO-252	TD03B	75 Units per Rail
LP38692SD-1.8	L123B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38692SD-2.5	L124B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38692SD-3.3	L125B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38692SD-5.0	L126B	6-Lead LLP	SDE06A	1000 Units Tape and Reel
LP38692MP-1.8	LJPB	SOT-223	MP05A	1000 Units Tape and Reel
LP38692MP-2.5	LJRB	SOT-223	MP05A	1000 Units Tape and Reel
LP38692MP-3.3	LJSB	SOT-223	MP05A	1000 Units Tape and Reel
LP38692MP-5.0	LJTB	SOT-223	MP05A	1000 Units Tape and Reel
LP38690SDX-1.8	L113B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38690SDX-2.5	L114B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38690SDX-3.3	L115B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38690SDX-5.0	L116B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38690DTX-1.8	LP38690DT-1.8	TO-252	TD03B	2500 Units Tape and Reel
LP38690DTX-2.5	LP38690DT-2.5	TO-252	TD03B	2500 Units Tape and Reel
LP38690DTX-3.3	LP38690DT-3.3	TO-252	TD03B	2500 Units Tape and Reel
LP38690DTX-5.0	LP38690DT-5.0	TO-252	TD03B	2500 Units Tape and Reel
LP38692SDX-1.8	L123B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38692SDX-2.5	L124B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38692SDX-3.3	L125B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38692SDX-5.0	L126B	6-Lead LLP	SDE06A	4500 Units Tape and Reel
LP38692MPX-1.8	LJPB	SOT-223	MP05A	2000 Units Tape and Reel
LP38692MPX-2.5	LJRB	SOT-223	MP05A	2000 Units Tape and Reel
LP38692MPX-3.3	LJSB	SOT-223	MP05A	2000 Units Tape and Reel
LP38692MPX-5.0	LJTB	SOT-223	MP05A	2000 Units Tape and Reel

For LP38690 Ordering and Availability Information see: <http://www.national.com/pf/LP/LP38690.html#Order>

For LP38692 Ordering and Availability Information see: <http://www.national.com/pf/LP/LP38692.html#Order>

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range	-65°C to +150°C
Lead Temp. (Soldering, 5 seconds)	260°C
ESD Rating (Note 3)	2 kV
Power Dissipation (Note 2)	Internally Limited

V(max) All pins (with respect to GND)	-0.3V to 12V
I _{OUT}	Internally Limited
Junction Temperature	-40°C to +150°C

Operating Ratings

V _{IN} Supply Voltage	2.7V to 10V
Operating Junction Temperature Range	-40°C to +125°C

Electrical Characteristics Limits in standard typeface are for T_J = 25°C, and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified: V_{IN} = V_{OUT} + 1V, C_{IN} = C_{OUT} = 10 μF, I_{LOAD} = 10mA. Min/Max limits are guaranteed through testing, statistical correlation, or design.

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
V _O	Output Voltage Tolerance		-2.5		2.5	%V _{OUT}
		100 μA < I _L < 1A V _O + 1V ≤ V _{IN} ≤ 10V	-5.0		5.0	
ΔV _O /ΔV _{IN}	Output Voltage Line Regulation (Note 6)	V _O + 0.5V ≤ V _{IN} ≤ 10V I _L = 25mA		0.03	0.1	%/V
ΔV _O /ΔI _L	Output Voltage Load Regulation (Note 7)	1 mA < I _L < 1A V _{IN} = V _O + 1V		1.8	5	%/A
V _{IN} - V _{OUT}	Dropout Voltage (Note 8)	(V _O = 1.8V) I _L = 1A		950	1600	mV
		(V _O = 2.5V) I _L = 0.1A I _L = 1A		80 800	145 1300	
		(V _O = 3.3V) I _L = 0.1A I _L = 1A		65 650	110 1000	
		(V _O = 5V) I _L = 0.1A I _L = 1A		45 450	100 800	
I _Q	Quiescent Current	V _{IN} ≤ 10V, I _L = 100 μA - 1A		55	100	μA
		V _{EN} ≤ 0.4V, (LP38692 Only)		0.001	1	
I _L (MIN)	Minimum Load Current	V _{IN} - V _O ≤ 4V			100	
I _{FB}	Foldback Current Limit	V _{IN} - V _O > 5V		450		mA
		V _{IN} - V _O < 4V		1500		
PSRR	Ripple Rejection	V _{IN} = V _O + 2V(DC), with 1V(p-p) / 120Hz Ripple		55		dB
T _{SD}	Thermal Shutdown Activation (Junction Temp)			160		°C
T _{SD} (HYST)	Thermal Shutdown Hysteresis (Junction Temp)			10		

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
e_n	Output Noise	BW = 10Hz to 10kHz $V_O = 3.3V$		0.7		$\mu V/\sqrt{Hz}$
V_O (LEAK)	Output Leakage Current	$V_O = V_O(NOM) + 1V @ 10V_{IN}$		0.5	12	μA
V_{EN}	Enable Voltage (LP38692 Only)	Output = OFF			0.4	V
		Output = ON, $V_{IN} = 4V$	1.8			
		Output = ON, $V_{IN} = 6V$	3.0			
		Output = ON, $V_{IN} = 10V$	4.0			
I_{EN}	Enable Pin Leakage	$V_{EN} = 0V$ or $10V$, $V_{IN} = 10V$	-1	0.001	1	μA

Note 1: Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications, see Electrical Characteristics. Specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: At elevated temperatures, device power dissipation must be derated based on package thermal resistance and heatsink values (if a heatsink is used). The junction-to-ambient thermal resistance (θ_{JA}) for the TO-252 is approximately 90°C/W for a PC board mounting with the device soldered down to minimum copper area (less than 0.1 square inch). If one square inch of copper is used as a heat dissipator for the TO-252, the θ_{JA} drops to approximately 50°C/W. The SOT-223 package has a θ_{JA} of approximately 125°C/W when soldered down to a minimum sized pattern (less than 0.1 square inch) and approximately 70°C/W when soldered to a copper area of one square inch. The θ_{JA} values for the LLP package are also dependent on trace area, copper thickness, and the number of thermal vias used (refer to application note AN-1187 and the [LLP MOUNTING](#) section in this datasheet). If power dissipation causes the junction temperature to exceed specified limits, the device will go into thermal shutdown.

Note 3: ESD is tested using the human body model which is a 100pF capacitor discharged through a 1.5k resistor into each pin.

Note 4: Typical numbers represent the most likely parametric norm for 25°C operation.


Note 5: If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to ground.

Note 6: Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.

Note 7: Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from 1mA to full load.


Note 8: Dropout voltage is defined as the minimum input to output differential required to maintain the output within 100mV of nominal value.

Block Diagrams




20126607

FIGURE 1. LP38690 Functional Diagram (LLP)




20126608

FIGURE 2. LP38690 Functional Diagram (TO-252)



20126609


FIGURE 3. LP38692 Functional Diagram (LLP)




20126610

FIGURE 4. LP38692 Functional Diagram (SOT-223)


Typical Performance Characteristics Unless otherwise specified: $T_J = 25^\circ\text{C}$, $C_{IN} = C_{OUT} = 10\ \mu\text{F}$, Enable pin is tied to V_{IN} (LP38692 only), $V_{OUT} = 1.8\text{V}$, $V_{IN} = V_{OUT} + 1\text{V}$, $I_L = 10\text{mA}$.




20126635




20126636




20126637




20126618




20126620




20126622




20126624




20126626




20126628




20126640




20126641




20126642




20126643




20126644




20126630




20126631




20126632




20126633




20126659




20126660




20126661



20126662




20126650




20126651

Enable Voltage vs Temperature




20126652

Load Regulation vs Temperature



20126653

Line Regulation vs Temperature



20126654

Application Hints

EXTERNAL CAPACITORS

Like any low-dropout regulator, external capacitors are required to assure stability. These capacitors must be correctly selected for proper performance.

INPUT CAPACITOR: An input capacitor of at least 1 μF is required (ceramic recommended). The capacitor must be located not more than one centimeter from the input pin and returned to a clean analog ground.

OUTPUT CAPACITOR: An output capacitor is required for loop stability. It must be located less than 1 centimeter from the device and connected directly to the output and ground pins using traces which have no other currents flowing through them.

The minimum amount of output capacitance that can be used for stable operation is 1 μF . Ceramic capacitors are recommended (the LP38690/2 was designed for use with ultra low ESR capacitors). The LP38690/2 is stable with any output capacitor ESR between zero and 100 Ohms.

ENABLE PIN (LP38692 only): The LP38692 has an Enable pin (EN) which allows an external control signal to turn the regulator output On and Off. The Enable On/Off threshold has no hysteresis. The voltage signal must rise and fall cleanly, and promptly, through the ON and OFF voltage thresholds. The Enable pin has no internal pull-up or pull-down to establish a default condition and, as a result, this pin must be terminated either actively or passively. If the Enable pin is driven from a source that actively pulls high and low, the drive voltage should not be allowed to go below ground potential or higher than V_{IN} . If the application does not require the Enable function, the pin should be connected directly to the V_{IN} pin.

Foldback Current Limiting: Foldback current limiting is built into the LP38690/2 which reduces the amount of output current the part can deliver as the output voltage is reduced. The amount of load current is dependent on the differential voltage between V_{IN} and V_{OUT} . Typically, when this differential voltage exceeds 5V, the load current will limit at about 450 mA. When the $V_{\text{IN}} - V_{\text{OUT}}$ differential is reduced below 4V, load current is limited to about 1500 mA.

SELECTING A CAPACITOR

It is important to note that capacitance tolerance and variation with temperature must be taken into consideration when selecting a capacitor so that the minimum required amount of capacitance is provided over the full operating temperature range.

Capacitor Characteristics

CERAMIC

For values of capacitance in the 10 to 100 μF range, ceramics are usually larger and more costly than tantalums but give superior AC performance for bypassing high frequency noise because of very low ESR (typically less than 10 m Ω). However, some dielectric types do not have good capacitance characteristics as a function of voltage and temperature.

Z5U and Y5V dielectric ceramics have capacitance that drops severely with applied voltage. A typical Z5U or Y5V capacitor can lose 60% of its rated capacitance with half of the rated voltage applied to it. The Z5U and Y5V also exhibit a severe temperature effect, losing more than 50% of nominal capacitance at high and low limits of the temperature range.

X7R and X5R dielectric ceramic capacitors are strongly recommended if ceramics are used, as they typically maintain a capacitance range within $\pm 20\%$ of nominal over full operating

ratings of temperature and voltage. Of course, they are typically larger and more costly than Z5U/Y5U types for a given voltage and capacitance.

TANTALUM

Solid Tantalum capacitors have good temperature stability: a high quality Tantalum will typically show a capacitance value that varies less than 10-15% across the full temperature range of -40°C to $+125^{\circ}\text{C}$. ESR will vary only about 2X going from the high to low temperature limits.

REVERSE VOLTAGE

A reverse voltage condition will exist when the voltage at the output pin is higher than the voltage at the input pin. Typically this will happen when V_{IN} is abruptly taken low and C_{OUT} continues to hold a sufficient charge such that the input to output voltage becomes reversed. A less common condition is when an alternate voltage source is connected to the output.

There are two possible paths for current to flow from the output pin back to the input during a reverse voltage condition.

1) While V_{IN} is high enough to keep the control circuitry alive, and the Enable pin (LP38692 only) is above the $V_{\text{EN(ON)}}$ threshold, the control circuitry will attempt to regulate the output voltage. If the input voltage is less than the programmed output voltage, the control circuit will drive the gate of the pass element to the full ON condition. In this condition, reverse current will flow from the output pin to the input pin, limited only by the $R_{\text{DS(ON)}}$ of the pass element and the output to input voltage differential. Discharging an output capacitor up to 1000 μF in this manner will not damage the device as the current will rapidly decay. However, continuous reverse current should be avoided. When the Enable pin is low this condition will be prevented.

2) The internal PFET pass element has an inherent parasitic diode. During normal operation, the input voltage is higher than the output voltage and the parasitic diode is reverse biased. However, when V_{IN} is below the value where the control circuitry is alive, or the Enable pin is low (LP38692 only), and the output voltage is more than 500 mV (typical) above the input voltage the parasitic diode becomes forward biased and current flows from the output pin to the input pin through the diode. The current in the parasitic diode should be limited to less than 1A continuous and 5A peak.

If used in a dual-supply system where the regulator output load is returned to a negative supply, the output pin must be diode clamped to ground to limit the negative voltage transition. A Schottky diode is recommended for this protective clamp.

PCB LAYOUT

Good PC layout practices must be used or instability can be induced because of ground loops and voltage drops. The input and output capacitors must be directly connected to the input, output, and ground pins of the regulator using traces which do not have other currents flowing in them (Kelvin connect).

The best way to do this is to lay out C_{IN} and C_{OUT} near the device with short traces to the V_{IN} , V_{OUT} , and ground pins. The regulator ground pin should be connected to the external circuit ground so that the regulator and its capacitors have a "single point ground".

It should be noted that stability problems have been seen in applications where "vias" to an internal ground plane were used at the ground points of the IC and the input and output capacitors. This was caused by varying ground potentials at these nodes resulting from current flowing through the ground

plane. Using a single point ground technique for the regulator and its capacitors fixed the problem. Since high current flows through the traces going into V_{IN} and coming from V_{OUT} , Kelvin connect the capacitor leads to these pins so there is no voltage drop in series with the input and output capacitors.

LLP MOUNTING

The SDE06A (No Pullback) 6-Lead LLP package requires specific mounting techniques which are detailed in National Semiconductor Application Note # 1187. Referring to the section **PCB Design Recommendations** in AN-1187 (Page 5), it should be noted that the pad style which should be used with the LLP package is the NSMD (non-solder mask defined) type. Additionally, it is recommended the PCB terminal pads to be 0.2 mm longer than the package pads to create a solder fillet to improve reliability and inspection.

The input current is split between two V_{IN} pins, 1 and 6. The two V_{IN} pins must be connected together to ensure that the device can meet all specifications at the rated current.

The thermal dissipation of the LLP package is directly related to the printed circuit board construction and the amount of additional copper area connected to the DAP.

The DAP (exposed pad) on the bottom of the LLP package is connected to the die substrate with a conductive die attach adhesive. The DAP has no direct electrical (wire) connection to any of the pins. There is a parasitic PN junction between the die substrate and the device ground. As such, it is strongly recommend that the DAP be connected directly to the ground at device lead 2 (i.e. GND). Alternately, but not recommended, the DAP may be left floating (i.e. no electrical connection). The DAP must not be connected to any potential other than ground.

For the LP38690SD and LP38692SD in the SDE06A 6-Lead LLP package, the junction-to-case thermal rating, θ_{JC} , is 10.4°C/W, where the case is the bottom of the package at the center of the DAP. The junction-to-ambient thermal performance for the LP38690SD and LP38692SD in the SDE06A 6-Lead LLP package, using the JEDEC JESD51 standards is summarized in the following table:

Board Type	Thermal Vias	θ_{JC}	θ_{JA}
JEDEC 2-Layer JESD 51-3	None	10.4°C/W	237°C/W
JEDEC 4-Layer JESD 51-7	1	10.4°C/W	74°C/W
	2	10.4°C/W	60°C/W
	4	10.4°C/W	49°C/W
	6	10.4°C/W	45°C/W

RFI/EMI SUSCEPTIBILITY

RFI (radio frequency interference) and EMI (electromagnetic interference) can degrade any integrated circuit's perfor-

mance because of the small dimensions of the geometries inside the device. In applications where circuit sources are present which generate signals with significant high frequency energy content (> 1 MHz), care must be taken to ensure that this does not affect the IC regulator.

If RFI/EMI noise is present on the input side of the regulator (such as applications where the input source comes from the output of a switching regulator), good ceramic bypass capacitors must be used at the input pin of the IC.

If a load is connected to the IC output which switches at high speed (such as a clock), the high-frequency current pulses required by the load must be supplied by the capacitors on the IC output. Since the bandwidth of the regulator loop is less than 100 kHz, the control circuitry cannot respond to load changes above that frequency. This means the effective output impedance of the IC at frequencies above 100 kHz is determined only by the output capacitor(s).

In applications where the load is switching at high speed, the output of the IC may need RF isolation from the load. It is recommended that some inductance be placed between the output capacitor and the load, and good RF bypass capacitors be placed directly across the load.



PCB layout is also critical in high noise environments, since RFI/EMI is easily radiated directly into PC traces. Noisy circuitry should be isolated from "clean" circuits where possible, and grounded through a separate path. At MHz frequencies, ground planes begin to look inductive and RFI/EMI can cause ground bounce across the ground plane. In multi-layer PCB applications, care should be taken in layout so that noisy power and ground planes do not radiate directly into adjacent layers which carry analog power and ground.

OUTPUT NOISE

Noise is specified in two ways: **Spot Noise** or **Output Noise Density** is the RMS sum of all noise sources, measured at the regulator output, at a specific frequency (measured with a 1Hz bandwidth). This type of noise is usually plotted on a curve as a function of frequency. **Total Output Noise** or **Broad-Band Noise** is the RMS sum of spot noise over a specified bandwidth, usually several decades of frequencies. Attention should be paid to the units of measurement. Spot noise is measured in units $\mu\text{V}/\text{root-Hz}$ or $\text{nV}/\text{root-Hz}$ and total output noise is measured in $\mu\text{V}(\text{rms})$.

The primary source of noise in low-dropout regulators is the internal reference. Noise can be reduced in two ways: by increasing the transistor area or by increasing the current drawn by the internal reference. Increasing the area will decrease the chance of fitting the die into a smaller package. Increasing the current drawn by the internal reference increases the total supply current (ground pin current).

Physical Dimensions inches (millimeters) unless otherwise noted



Notes

LP38690/LP38692

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com