SPSS015B - DECEMBER 1993 - REVISED JULY 1996

- Analog Portion of ADC and DAC for Audio-Band Signal-Processing Applications
- 5-V Supply Voltage
- Oversampling Second-Order Sigma-Delta Modulator
- 1.024-MHz Master Clock Frequency
- On-Chip Continuous-Time Antialiasing and Smoothing Filters
- High-Performance Fully Differential and Symmetrical Analog Data Paths
- Internal Reference Voltage and Common-Mode Bias Voltage Generation
- Very Low Power Consumption Mode



NC - No internal connection

#### description

The MSP58C20 is the analog portion of an audio-band sigma-delta analog-to-digital and digital-to-analog converter and is a companion part to the MSP58C80. The MSP58C20 is designed to operate only with the MSP58C80, which contains the digital portion of the audio-band converter. The circuit consists of three main blocks: the analog-to-digital converter (ADC), the digital-to-analog converter (DAC), and internal reference and bias voltages.

The analog-to-digital conversion chain consists of a continuous-time antialiasing stage, an analog oversampled modulator, and the modulator bias voltage. The antialiasing stage is a second-order low-pass filter with a cutoff frequency of typically 190 kHz. The modulator is a sigma-delta feedback loop, which oversamples the signal at 1.024 MHz and provides second-order noise shaping. It performs the conversion of the differential analog input signal to a pulse-density-modulated single-bit digital output (ADOUT). When a maximum positive differential input voltage (i.e., a maximum positive voltage difference of AIP – AIM) is applied at the AIP and AIM inputs, the resulting code at the ADOUT output is all ones.

The digital-to-analog conversion chain consists of a fast DAC, an analog low-pass filter, and the filter's bias voltage. The two input bits (DIGS and DIGL), sampled at 0.512 MHz from a digital modulator on the MSP58C80, are the inputs of the DAC conversion chain. Based on the values for DIGS (the sign bit) and DIGL (the level bit), the following table shows the DAC voltage steps that are produced.

DIGS	DIGL	DAC VOLTAGE STEPS
L	L	$-1 \times V_{ref}$
L	Н	$-2 \times V_{ref}$
Н	L	$+1 \times V_{ref}$
Н	Н	$+2 \times V_{ref}$

When DIGS = L, the AOM analog output has a more positive voltage than AOP. When DIGL = H, the absolute value of the voltage difference between AOP and AOM is greater than when DIGL = L. A band-gap voltage source is used to produce the DAC and ADC reference voltages. These two references are different to avoid crosstalk between the two converters.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SPSS015B - DECEMBER 1993 - REVISED JULY 1996

#### functional block diagram





SPSS015B - DECEMBER 1993 - REVISED JULY 1996

#### **Terminal Functions**

TERMI	NAL			
NAME	NO.	A/D	1/0	DESCRIPTION
ADCLK	14	D	I	ADCLK is a 1.024-MHz clock input.
ADOUT	8	D	0	ADOUT is the 1-bit output of the ADC modulator and is sampled at 1.024 MHz.
AIM	5	A	I	AIM is a negative differential input for the ADC. AIP and AIM together form a balanced differential input. The biasing of this terminal is fixed through resistors by the internal common-mode voltage source. This terminal can be ac coupled or dc coupled. If the terminal is dc coupled, external common-mode bias should satisfy recommended operating conditions.
AIP	4	A	I	AIP is a positive differential input for the ADC. AIP and AIM together form a balanced differential input. The biasing of this terminal is fixed through resistors by the internal common-mode voltage source. This terminal can be ac coupled or dc coupled. If the terminal is dc coupled, external common-mode bias should satisfy recommended operating conditions.
AOM	17	A	0	AOM is a negative differential DAC output. AOP and AOM together form a balanced differential output. The common-mode voltage at this terminal is fixed by the internal common-mode circuitry.
AOP	18	A	0	AOP is a positive differential DAC output. AOP and AOM together form a balanced differential output. The common-mode voltage at this terminal is fixed by the internal common-mode circuitry.
DIGL	15	D	I	DIGL is the input level bit of the DAC and is sampled at 0.512 MHz.
DIGS	16	D	I	DIGS is the input sign bit of the DAC and is sampled at 0.512 MHz.
PWAD	6	D	I	When PWAD is high, it puts the ADC part of the circuit into a power-down mode. When both PWAD and PWDA are high, the MSP58C20 is in a stable low-power-consumption state.
PWDA	7	D	I	When PWDA is high, it puts the DAC part of the circuit in a power-down mode. When both PWAD and PWDA are high, the MSP58C20 is in a stable low-power-consumption state.
VSUB	1	n/a	n/a	$V_{\mbox{SUB}}$ and $V_{\mbox{SS}}$ must be connected together to minimize substrate currents during power up, power down, and normal operation.
V <sub>DD</sub>	13	n/a	n/a	V <sub>DD</sub> is the 5-V power supply.
VSS	3	n/a	n/a	$V_{\mbox{SS}}$ is ground. The internal band-gap voltage and the common-mode bias voltages are referenced to $V_{\mbox{SS}}.$

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>DD</sub> (see Note 1)	0.3 V to 6 V
Input voltage range, V <sub>I</sub> (any digital or analog input, see Note 1)0.3	V to V <sub>DD</sub> + 0.3 V
V <sub>SUB</sub> , V <sub>SS</sub> voltage range, relative to each other	-30 mV to 30 mV
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS unless otherwise noted.



SPSS015B - DECEMBER 1993 - REVISED JULY 1996

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub> (see Note 1)	4.75	5	5.25	V
High-level input voltage, digital inputs, V <sub>IH</sub> (see Note 1)	2			V
Low-level input voltage, digital inputs, VIL (see Note 1)			0.8	V
Maximum differential input voltage between AIP and AIM (ac or dc peak-to-peak voltage), VID	-3		3	V
Common-mode input voltage at AIP and AIM, $V_{\mbox{\scriptsize IC}}$ (see Note 1)	$0.45 \times V_{DD}$	0.5  imes V <sub>DD</sub>	$0.55 \times V_{DD}$	V
Input clock frequency, ADCLK		1.024		MHz
Resistive load between AOP and AOM	15			kΩ
Capacitive load at AOP and AOM (at each output versus V <sub>SS</sub> )			50	pF
Operating free-air temperature, T <sub>A</sub>	0		70	°C

NOTE 1: All voltage values are with respect to  $\mathsf{V}_{\ensuremath{\mathsf{SS}}}$  unless otherwise noted.



SPSS015B - DECEMBER 1993 - REVISED JULY 1996

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature, ADCLK input frequency = 1.024 MHz, PWDA = L and PWAD = L (power-up mode) (unless otherwise noted)

#### supply current characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IDD	Supply current	$\begin{array}{ll} PWAD=H, & PWDA=H, \\ Digital inputs=V_{DD} \text{ or } V_{SS}, \\ Digital output=no load \end{array}$			50	μΑ
		PWAD = L, PWDA = L	6.5	9	16	mA

#### analog input characteristics

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Transmit dynamic range, maximum differential input voltage (between AIP and AIM)		dc or ac voltage	±2.22	±2.36	±2.5	V
VIO	Transmit differential input offset voltage		See Note 2	-150		150	mV
VIC	Internal common-mode voltage at AIP and AI	М		0.4  imes V <sub>DD</sub>	0.5  imes V <sub>DD</sub>	0.6  imes V <sub>DD</sub>	V
	Input impedance		Between AIP and internal common-mode voltage source (AIM = V <sub>DD</sub> /2)	15	25	35	
zi			Between AIM and internal common-mode voltage source (AIP = $V_{DD}/2$ )	15	25	35	K22
		AIP	Measured at 5 MHz between AIP and V <sub>SS</sub> (AIM = $V_{DD}/2$ )			50	. 5
	Input capacitance AI		Measured at 5 MHz between AIM and $V_{SS}$ (AIP = $V_{DD}/2$ )			50	рн

NOTE 2: Calculated by linear regression based on five dc measurements between -1 V and 1 V

#### digital output characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOH	Digital high-level output voltage versus $V_{SS}$	l <sub>OH</sub> = 300 μA	2.4			V
VOL	Digital low-level output voltage versus $V_{SS}$	I <sub>OL</sub> = 1 mA			0.4	V

#### analog output characteristics

PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
VOD	Differential output voltage, dynamic range, AOP to AOM	Balanced loads,	dc measurement	±2.82	±3	±3.18	V
Voo	Differential output offset voltage	dc measurement		- 150		150	mV
Voc	Common-mode output voltage at AOP and AOM			$0.4 \times V_{DD}$	$0.5  imes V_{DD}$	$^{0.6 imes}_{VDD}$	V



SPSS015B - DECEMBER 1993 - REVISED JULY 1996

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature, ADCLK input frequency = 1.024 MHz, PWDA = L and PWAD = L (power-up mode) (unless otherwise noted) (continued)

#### ADC transmit characteristics<sup>†</sup>

	PARAMETER	TES	TEST CONDITIONS			TYP	MAX	UNIT
	Transmit absolute gain tolerance	$V_{DD} = 5 V$ , Input = 1-kHz sine wave at - 7	T <sub>A</sub> = 25°C, I3 dBrl				±0.5	dB
		Input = 1-kHz sine wave,	Input level = -1 dBrl to -	43 dBrl			±0.25	
	Transmit gain versus	Gain reference level = gain	Input level = -43 dBrl to -	-53 dBrl			±0.5	dB
		–13 dBrl, See Note 3	Input level = -53 dBrl to -	-58 dBrl			±1	
	Transmit gain versus supply voltage	$V_{DD} = 4.75 V \text{ to } 5.25 V,$	Input = 1 kHz at – 13 dBr				±0.15	dB
	Transmit idle channel in-band noise	Psophometrically-weighted ou Transmit channel idle	utput noise,			-76		dBrlp
				f = 50 Hz		-80		
				f = 300 Hz		-82		
	Transmit idle channel single-frequency noise spectrum (see Note 4)	T <sub>A</sub> = 25°C,		f = 3.4 kHz		-82		
		FFT rectangular window band	lwidth = 125 Hz,	f = 4 kHz		-80		dBrl
		Transmit channel idle,	See Figure 5	f = 7 kHz		-72		
				f = 12 kHz		-65		
						-64		
	Transmit single- frequency distortion	Input = one frequency in 0.7- Measured first two harmonics	Input = one frequency in 0.7-kHz to 1.1-kHz band at –4 dBrl, Measured first two harmonics				-50	dB
	Transmit intermodulation distortion (see Note 4)	Input = two frequencies in 0.3 Input levels = $-7$ dBrl and $-2$ Measured second and third in	-kHz to 3.4-kHz band, 4 dBrl, termodulation products				-40	dBrl
	Transmit signal to total	$V_{DD} = 5.25 V,$ $T_{A} = 25^{\circ}C,$	Input level = -70 dBrl		-13			
	noise-plus-distortion ratio	Input = 1-kHz sine wave, Measured psophometrically-	Input level = -20 dBrl		50			dB
	(see Note 5)	weighted total noise plus distortion, See Figure 6	Input level = -1 dBrl		50			
	Transmit gain variations versus input frequency (see Notes 4 and 6)	f = 0.1 kHz to 4 kHz,	Input level = – 13 dBrl				±0.6	dB
	Transmit power supply rejection	See Note 7			30			dB
1	Lookana sumaat	Voltage applied to terminal is	between VSS and VDD,	AIP	-10		10	•
likg	Leakage current	PWDA = H (power-down mod	le)	AIM	-10		10	μΑ
	Receive-to-transmit crosstalk	Receive input = one frequenc Crosstalk measured at transm Transmit channel idle	y in 0.3-kHz to 3.4-kHz bai nit digital output,	nd at – 3 dBrl,			-70	dB

<sup>†</sup> This table contains specifications in which the power levels are expressed in dBrl; dBrl stands for dB above reference level. 0 dBrl is the ADC theoretical overload point. This overload point corresponds to a sine wave at the input of the modulator with peak amplitude equal to 2.25 V dBrlp is a psophometrically-weighted value being compared against a psophometrically-weighted reference.

NOTES: 3. Input satisfies CCITT G.714 15.3, Method 2.

- 4. This parameter is characterized but not tested.
- 5. Input satisfies CCITT G.714 14.3, Method 2.

6. Gain is relative to gain at 1 kHz.

7. The power-supply rejection measurement is made with a 50-mVrms, 0- to 20-kHz signal applied to V<sub>DD</sub> and with the transmit channel idle.



SPSS015B - DECEMBER 1993 - REVISED JULY 1996

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature, ADCLK input frequency = 1.024 MHz, PWDA = L and PWAD = L (power-up mode) (unless otherwise noted) (continued)

#### DAC receive characteristics<sup>†</sup>

PARAMETER	TEST CON	NDITIONS	MIN	TYP	MAX	UNIT
Receive gain tolerance	V <sub>DD</sub> = 5 V, Input = 1-kHz sine wave at –28 dBrl	T <sub>A</sub> = 25°C,			±0.5	dB
	Input = 1-kHz sine wave,	Input level = $-1 \text{ dBrl to } -43 \text{ dBrl}$			±0.25	
Receive gain versus input level	Gain reference level = gain	Input level = -43 dBrl to -53 dBrl			±0.5	dB
	See Note 8	Input level = -53 dBrl to -58 dBrl			±1	
Receive gain versus supply voltage	$V_{DD}$ = 4.75 V to 5.25 V, Digital input = 1-kHz sine wave at -2	28 dBrl			±0.15	dB
Receive idle channel in-band noise	Receive channel idle, Psophometrically-weighted output no	bise		-75		dBrlp
	$T_{A} = 25^{\circ}C$	f = 100 Hz		-82		
Receive idle channel	Receive channel idle,	f = 3 kHz		-82		레모네
spectrum (see Note 4)	Measurement bandwidth = 125 Hz, See Figure 6	f = 10 kHz		-64		dBrl
		f = 100 kHz		-64		
Receive single-frequency distortion	Input = one frequency in 0.7-kHz to Measured first two harmonics	1.1-kHz band at −6 dBrl,			-50	dB
Receive intermodulation distortion (see Note 4)	Input = two frequencies in 0.3-kHz to Input levels = $-7$ dBrl and $-24$ dBrl, Measured second and third intermod	o 3.4-kHz band, dulation products			-40	dBrl
Pacaiva signal-to-total-noisa-	$V_{DD}$ = 5.25 V, $T_A$ = 25°C, Input = 1-kHz sine wave.	Input level = -70 dBrl	0			
plus-distortion ratio	Measured psophometrically-	Input level = -20 dBrl	50			dB
(see Note 9)	distortion, See Figure 7	Input level = -1 dBrl	50			1
		f = 156 Hz to 4 kHz	-0.6‡		0.6	
		f = 4.6875 kHz	-0.7		-0.4	
		f = 6.25 kHz	-1.75		-1.4	
Receive gain variations versus	$V_{DD} = 4.75 \text{ V},  T_A = 25^{\circ}\text{C},$	f = 7.8125 kHz	-3.35		-2.9	) 3 3 7 2
(see Note 6)	See Figure 9	f = 9.375 kHz	-5.25		-4.8	
		f = 10.9375 kHz	-7.25		-6.8	
		f = 12.5 kHz	-9.2		-8.7	
		f = 15.625 kHz	-12.8		-12.2	
Receive power supply rejection	See Note 10		30			dB

<sup>†</sup> This table contains specifications in which the power levels are expressed in dBrl; dBrl stands for dB above reference level. 0 dBrl is the DAC overload point. Overload levels of the digital modulator (see parameter measurement information) are 32767 and –32767 peak values. The 0-dBrl level is related to maximum differential output voltage, which is typically 2.25 V.

<sup>‡</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for receive gain variations versus input sine-wave frequency.

NOTES: 4. This parameter is characterized but not tested.

- 6. Gain is relative to gain at 1 kHz.
  - 8. Input satisfies CCITT G.714 15.4 Method 2.
  - 9. Input satisfies CCITT G.714 14.4 Method 2.
- 10. The power supply rejection measurement is made with a 50-mVrms, 0-kHz to 20-kHz signal applied to V<sub>DD</sub> and with the receive channel idle.



SPSS015B - DECEMBER 1993 - REVISED JULY 1996

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature, ADCLK input frequency = 1.024 MHz, PWDA = L and PWAD = L (power-up mode) (unless otherwise noted) (continued)

#### DAC receive characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L.		AOP	-10		10	
Ikg	Leakage current	AOM	-10		10	μΑ
	Output impedance, differential, between AOP and AOM (see Note 4)		30			kΩ
	Transmit-to-receive crosstalk	Transmit input = one frequency in 0.3-kHz to 3.4-kHz band at – 3 dBrl, Receive channel idle, Crosstalk measured at receive analog output			-70	dB

NOTE 4. This parameter is characterized but not tested.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> su1	Transmit setup time at power up (PWAD transition from H to L)	ADCLK input frequency = 1.024 MHz, See Note 11		20		μs
tsu2	Receive setup time at power up (PWDA transition from H to L)	ADCLK input frequency = 1.024 MHz, See Note 12		20		μs
t <sub>su3</sub>	Receive setup time, DIGS or DIGL setup before ADCLK $\uparrow$	See Figure 4	50			ns
th	Receive hold time, DIGS or DIGL hold after ADCLK $\uparrow$	See Figure 4	50			ns
t <sub>C</sub>	Cycle time, ADCLK			1		μs
tw1	Pulse duration, ADCLK high		470			ns
tw2	Pulse duration, ADCLK low		470			ns
t <sub>f</sub>	Fall time, ADCLK				20	ns
tr	Rise time, ADCLK				20	ns

NOTES: 11. After the setup time, the transmit channel displays normal operating characteristics.

12. After the setup time, the receive channel displays normal operating characteristics.

## switching characteristic over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
<sup>t</sup> a	Transmit access time, ADOUT after ADCLK $\uparrow$ (see Note 4)	See Figure 3			100	ns

NOTE 4. This parameter is characterized but not tested.



SPSS015B - DECEMBER 1993 - REVISED JULY 1996

#### PARAMETER MEASUREMENT INFORMATION

The receive characteristics in the electrical characteristics table are measured by activating the MSP58C20 receive path through a digital modulator. This modulator consists of two functional blocks (see Figure 1 and Figure 2) connected in series. The output of the decoder (see Figure 2) is shown in Table 1.



Figure 1. 16- to 13-Bit Modulator at 512-kHz Sampling Rate



Figure 2. Sigma-Delta-2 Modulator at 512-kHz Sampling Rate

	DECODE	R INPUT		DECODER OUTPUT					
Vx (11)	Vx (10)	Vx (9)	Vx (8)	Dx (2)	Dx (1)	Dx (0)	DIGS	DIGL	
0	1	Х	Х	Н	Н	L	L	Н	
0	0	1	Х	Н	Н	L	L	Н	
0	0	0	1	Н	Н	L	L	Н	
0	0	0	0	Н	Н	Н	L	L	
1	1	1	1	L	L	Н	Н	L	
1	1	1	0	L	Н	L	Н	Н	
1	1	0	Х	L	Н	L	Н	Н	
1	0	Х	Х	L	Н	L	Н	Н	

#### Table 1. Dx Decoder



SPSS015B - DECEMBER 1993 - REVISED JULY 1996



Figure 3. Transmit Access Timing Waveforms



Figure 4. Receive Setup and Hold Time Waveforms



SPSS015B - DECEMBER 1993 - REVISED JULY 1996

**RECEIVE IDLE CHANNEL<sup>†</sup>** 

#### **TYPICAL CHARACTERISTICS**



Figure 5



<sup>†</sup> This parameter is characterized but not tested.

Figure 6

	DIGITA	L INPUT SI	GNAL MAG	NITUDE
70 60	$V_{DD} = 5.25$ $T_A = 25^{\circ}C$	v		G H
50	See Note A		F	>
40		— D 🗲	E	(–1,50) -20,50)
30		c	/	
20				
10	_AC /	1		
0	<u>ر (</u> 80 –	-70,0) 60 -	40 -:	20 0
	Digita	 I Input Signa	I Magnitude	– dBrl

Receive Signal-to-Total-Noise-Plus-Distortion Ratio – dB

RECEIVE SIGNAL-TO-TOTAL-NOISE-PLUS-DISTORTION RATIO

SET OF LOCATION POINTS А (-70,9)В (-58, 23)С (-53, 28)D (-43, 38)Е (-35, 46)F (-28, 53)G (-13, 67)Н (-5, 69)Ι (-1, 64)

NOTE A: The three points on the dashed line are minimum qualification standards, which every MSP58C20 must pass. The curve shows empirical data from a representative lot.



SPSS015B - DECEMBER 1993 - REVISED JULY 1996

Figure 7



SPSS015B - DECEMBER 1993 - REVISED JULY 1996



SET OF POINTS	LOCATION				
А	(-70,8)				
В	(-58, 20)				
С	(-53, 24)				
D	(-43, 32)				
E	(-35, 40)				
F	(-28, 48)				
G	(-13, 65)				
Н	(-5, 69)				
I	(-1, 69)				

#### **TYPICAL CHARACTERISTICS**

NOTE A. The three points on the dashed line are minimum qualification standards, which every MSP58C20 must pass. The curve shows empirical data from a representative lot.

Figure 8



SPSS015B - DECEMBER 1993 - REVISED JULY 1996

#### MAXIMUM AND MINIMUM CHARACTERISTICS



SET OF POINTS	MIN	МАХ
А	(0.156, -0.6)	(0.156, 0.6)
В	(4, -0.6)	(4, 0.6)
С	(4.6875, -0.7)	(4.6875, -0.4)
D	(6.25, -1.75)	(6.25, -1.4)
E	(7.8125, -3.35)	(7.8125, -2.9)
F	(9.375, -5.25)	(9.375, -4.8)
G	(10.9375, -7.25)	(10.9375, -6.8)
Н	(12.5, -9.2)	(12.5, -8.7)
I	(15.625, -12.8)	(15.625, -12.2)

Figure 9





11-Apr-2013

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
MSP58C20DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI			
MSP58C20DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI			
MSP58C20S1DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI			
MSP58C20S2DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI			
SP58C20DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		
SP58C20DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70		

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **DW0020A**



## **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

## **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconn	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated