SLRS022A - DECEMBER 1976 - REVISED OCTOBER 1995


PERIPHERAL DRIVERS FOR HIGH-VOLTAGE, HIGH-CURRENT DRIVER APPLICATIONS

- Characterized for Use to 300 mA
- High-Voltage Outputs
- No Output Latch-Up at 30 V (After Conducting 300 mA)
- Medium-Speed Switching
- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL-Compatible Diode-Clamped Inputs
- Standard Supply Voltages
- Plastic DIP (P) With Copper Lead Frame for Cooler Operation and Improved Reliability
- Package Options Include Plastic Small Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


SUMMARY OF SERIES 55461/75461

DEVICE	LOGIC	PACKAGES
SN55461	AND	FK, JG
SN55462	NAND	FK, JG
SN55463	OR	FK, JG
SN75461	AND	D, P
SN75462	NAND	D, P
SN75463	OR	D, P

SN55461, SN55462, SN55463 . . . JG PACKAGE SN75461, SN75462, SN75463 . . . D OR P PACKAGE (TOP VIEW)



SN55461, SN55462, SN55463 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description

These dual peripheral drivers are functionally interchangeable with SN55451B through SN55453B and SN75451B through SN75453B peripheral drivers, but are designed for use in systems that require higher breakdown voltages than those devices can provide at the expense of slightly slower switching speeds. Typical applications include logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, line drivers, and memory drivers.

The SN55461/SN75461, SN55462/SN75462, and SN55463/SN75463 are dual peripheral AND, NAND, and OR drivers respectively (assuming positive logic), with the output of the gates internally connected to the bases of the npn output transistors.

Series SN55461 drivers are characterized for operation over the full military temperature range of -55°C to 125°C. Series SN75461 drivers are characterized for operation from 0°C to 70°C.

SN55461 THRU SN55463 SN75461 THRU SN75463 DUAL PERIPHERAL DRIVERS

SLRS022A - DECEMBER 1976 - REVISED OCTOBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

		SN55'	SN75'	UNIT		
Supply voltage, V _{CC} (see Note 1)		7	7	V		
Input voltage, V _I		5.5	5.5	V		
Intermitter voltage (see Note 2)		5.5	5.5	V		
Off-state output voltage, VO	35	35	V			
Continuous collector or output current (see Note 3)	400	400	mA			
Peak collector or output current ($t_W \le 10$ ms, duty cycle $\le 50\%$, see No.	ote 4)	500	500	mA		
Continuous total power dissipation		See Dissi	See Dissipation Rating Table			
Operating free-air temperature range, TA		-55 to 125	0 to 70	°C		
Storage temperature range, T _{Stg}		-65 to 150	-65 to 150	°C		
Case temperature for 60 seconds, T _C	FK package	260		°C		
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	JG package	300		°C		
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or P package		260	°C		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network GND unless otherwise specified.

- 2. This is the voltage between two emitters A and B.
- 3. This value applies when the base-emitter resistance (RBE) is equal to or less than 500 Ω .
- 4. Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.


DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	-
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	210 mW
Р	1000 mW	8.0 mW/°C	640 mW	-

recommended operating conditions

		SN55'			SN75'		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, V _{IH}	2			2			V
Low-level input voltage, V _{IL}			0.8			0.8	V
Operating free-air temperature, TA	-55		125	0		70	°C

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, JG, and P packages.

FUNCTION TABLE (each driver)


Α	В	Υ
L	L	L (on state)
L	Н	L (on state)
Н	L	L (on state)
Н	Н	H (off state)

positive logic: $\underline{\underline{}}$ Y = AB or \overline{A} + \overline{B}

logic diagram (positive logic)



schematic (each driver)



Resistor values shown are nominal.

electrical characteristics over recommended operating free-air temperature range

	24244555			,	SN55461		SN75461			
	PARAMETER		TEST CONDITIONS†		TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	Input clamp voltage	$V_{CC} = MIN,$	$I_{I} = -12 \text{ mA}$		-1.2	-1.5		-1.2	-1.5	V
ГОН	High-level output current	V _{CC} = MIN, V _{OH} = 35 V	V _{IH} = MIN,			300			100	μΑ
.,	Low-level output voltage	V _{CC} = MIN, I _{OL} = 100 mA			0.25	0.5		0.25	0.4	.,
VOL		V _{CC} = MIN, I _{OL} = 300 mA			0.5	0.8		0.5	0.7	V
II	Input current at maximum input voltage	$V_{CC} = MAX$,	V _I = 5.5 V			1			1	mA
lН	High-level input current	$V_{CC} = MAX$,	V _I = 2.4 V			40			40	μΑ
I _I L	Low-level input current	$V_{CC} = MAX$,	V _I = 0.4 V		-1	-1.6		-1	-1.6	mA
ICCH	Supply current, outputs high	$V_{CC} = MAX$,	V _I = 5 V		8	11		8	11	mA
ICCL	Supply current, outputs low	$V_{CC} = MAX$,	V _I = 0		56	76		56	76	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER			TEST CONDITIONS			MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level o	utput				30	55	
tPHL	tPHL Propagation delay time, high-to-low-level output		I _O ≈ 200 mA,	$C_{L} = 15 \text{ pF},$		25	40	
tTLH			$R_L = 50 \Omega$,	See Figure 1		8	20	ns
tTHL	Transition time, high-to-low-level output		1			10	20	
V	High level output voltage ofter outtaking	SN55461	V _S = 30 V,	l _O ≈ 300 mA,		V _S -10		mV
VOH	High-level output voltage after switching	SN75461	See Figure 2	-	V _S -10			IIIV



[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, JG, and P packages.

FUNCTION TABLE (each driver)


Α	В	Y
L	L	H (off state)
L	Н	H (off state)
Н	L	H (off state)
Н	Н	L (on state)

positive logic: $\underline{\quad Y = AB \text{ or } A + B}$

logic diagram (positive logic)



schematic (each driver)



Resistor values shown are nominal.

electrical characteristics over recommended operating free-air temperature range

	24244555		IDITION OF	SN55462			SN75462			
	PARAMETER	TEST CONDITIONS†		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	$V_{CC} = MIN,$	$I_{I} = -12 \text{ mA}$		-1.2	-1.5		-1.2	-1.5	V
ЮН	High-level output current	V _{CC} = MIN, V _{OH} = 35 V	V _{IL} = 0.8 V,			300			100	μΑ
.,	Low-level output voltage	V _{CC} = MIN, I _{OL} = 100 mA			0.25	0.5		0.25	0.4	.,
VOL		V _{CC} = MIN, I _{OL} = 300 mA			0.5	0.8		0.5	0.7	V
Ц	Input current at maximum input voltage	$V_{CC} = MAX$,	V _I = 5.5 V			1			1	mA
lіН	High-level input current	$V_{CC} = MAX$,	V _I = 2.4 V			40			40	μΑ
IIL	Low-level input current	$V_{CC} = MAX$,	V _I = 0.4 V		-1.1	-1.6		-1.1	-1.6	mA
ІССН	Supply current, outputs high	$V_{CC} = MAX,$	V _I = 0		13	17		13	17	mA
ICCL	Supply current, outputs low	$V_{CC} = MAX$,	V _I = 5 V		61	76		61	76	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER			TEST CONDITIONS			MAX	UNIT
tPLH	Propagation delay time, low-to-high-level of	utput				45	65	
tPHL				$C_L = 15 pF$,		30	50	
tTLH				See Figure 1		13	25	ns
tTHL	t _{THL} Transition time, high-to-low-level output					10	20	
V	/ Link lovel autout valtage after aviitabile	SN55462	$V_S = 30 \text{ V},$	I _O ≈ 300 mA,		V _S -10		mV
VOH	High-level output voltage after switching	SN75462	See Figure 2		V _S -10			IIIV



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, JG, and P packages.

FUNCTION TABLE (each driver)


Α	В	Y
L	L	L (on state)
L	Н	H (off state)
Н	L	H (off state)
Н	Н	H (off state)

positive logic: $Y = A + B \text{ or } \overline{A} \overline{B}$

logic diagram (positive logic)



schematic (each driver)



electrical characteristics over recommended operating free-air temperature range

	DADAMETED	TEOT 001	IDITIONST	• •	SN55463			UNIT		
	PARAMETER	TEST CONDITIONS†		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	Input clamp voltage	$V_{CC} = MIN,$	$I_{I} = -12 \text{ mA}$		-1.2	-1.5		-1.2	-1.5	V
ЮН	High-level output current	V _{CC} = MIN, V _{OH} = 35 V	V _{IH} = MIN,			300			100	μΑ
V	Low-level output voltage	V _{CC} = MIN, I _{OL} = 100 mA			0.25	0.5		0.25	0.4	V
VOL		$V_{CC} = MIN,$ $I_{OL} = 300 \text{ mA}$			0.5	0.8		0.5	0.7	V
II	Input current at maximum input voltage	$V_{CC} = MAX$,	V _I = 5.5 V			1			1	mA
ΙН	High-level input current	$V_{CC} = MAX$,	V _I = 2.4 V			40			40	μΑ
IլL	Low-level input current	$V_{CC} = MAX$,	V _I = 0.4 V		-1	-1.6		-1	-1.6	mA
ICCH	Supply current, outputs high	$V_{CC} = MAX$,	V _I = 5 V		8	11		8	11	mA
ICCL	Supply current, outputs low	$V_{CC} = MAX$,	V _I = 0		58	76		58	76	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	TEST CONDITIONS			MAX	UNIT	
tPLH	Propagation delay time, low-to-high-level o				30	55		
tPHL	Propagation delay time, high-to-low-level o	I _O ≈ 200 mA,	C _L = 15 pF, See Figure 1		25	40		
tTLH	Transition time, low-to-high-level output	$R_L = 50 \Omega$,			8	25	ns	
tTHL	Transition time, high-to-low-level output				10	25	1	
V	High lavel autout valtage after autobies	SN55463	V _S = 30 V,	l _O ≈ 300 mA,		V _S -10		m)/
VOH	High-level output voltage after switching	SN75463	See Figure 2	-	V _S -10			mV




[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The pulse generator has the following characteristics: PRR \leq 1 MHz, $Z_O\approx50~\Omega$
 - B. C_L includes probe and jig capacitance.

Figure 1. Test Circuit and Voltage Waveforms for Switching Times



- NOTES: A. The pulse generator has the following characteristics: PRR \leq 12.5 kHz, Z_O = 50 Ω .
 - B. C_L includes probe and jig capacitance.

Figure 2. Test Circuit and Voltage Waveforms for Latch-Up Test



www.ti.com 16-Aug-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/12908BPA	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	(6) SNPB	N / A for Pkg Type	-55 to 125	JM38510 /12908BPA	Samples
M38510/12908BPA	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510 /12908BPA	Samples
SN75462D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75462	Samples
SN75462DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75462	Samples
SN75462P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75462P	Samples
SN75462PE4	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75462P	Samples
SN75463P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75463P	Samples
SNJ55462FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ55 462FK	Samples
SNJ55462JG	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ55462JG	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 16-Aug-2022

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN55462, SN75462:

Catalog : SN75462

Military: SN55462

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75462DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75462DR	SOIC	D	8	2500	340.5	336.1	25.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75462D	D	SOIC	8	75	507	8	3940	4.32
SN75462P	Р	PDIP	8	50	506	13.97	11230	4.32
SN75462PE4	Р	PDIP	8	50	506	13.97	11230	4.32
SN75463P	Р	PDIP	8	50	506	13.97	11230	4.32
SNJ55462FK	FK	LCCC	20	1	506.98	12.06	2030	NA

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated