- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent $512 \times 36$ Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox-Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- IRA, ORA, $\overline{A E A}$, and $\overline{\text { AFA }}$ Flags Synchronized by CLKA
- IRB, ORB, $\overline{\mathrm{AEB}}$, and $\overline{\mathrm{AFB}}$ Flags Synchronized by CLKB
- Low-Power 0.8- $\mu \mathrm{m}$ Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3622 and SN74ACT3642
- Package Options Include 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

> PQ PACKAGE†
> (TOP VIEW)


NC - No internal connection
† Uses Yamaichi socket IC51-1324-828

## description

The SN74ACT3632 is a high-speed, low-power CMOS clocked bidirectional FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 11 ns . Two independent $512 \times 36$ dual-port SRAM FIFOs on the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags, almost full ( $\overline{\mathrm{AF}}$ ) and almost empty ( $\overline{\mathrm{AE}}$ ) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider datapaths.
The SN74ACT3632 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The input-ready (IRA, IRB) flag and almost-full ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flag and almost-empty ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the $\overline{\mathrm{AF}}$ and $\overline{\mathrm{AE}}$ flags of both FIFOs can be programmed from port A.
The SN74ACT3632 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
For more information on this device family, see the following application reports:

- FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control (literature number SCAA007)
- Interfacing TI Clocked FIFOs With TI Floating-Point Digital Signal Processors (literature number SCAA005)
- Metastability Performance of Clocked FIFOs (literature number SCZA004)
functional block diagram

$\overline{\text { MBF2 }}$


## Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | I/O | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{\text { AEA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-empty flag. Programmable flag synchronized to CLKA. $\overline{\text { AEA }}$ is low when the number of words in FIFO2 is less than or equal to the value in the almost-empty A offset register, X2. |
| $\overline{\text { AEB }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-empty flag. Programmable flag synchronized to CLKB. $\overline{\text { AEB }}$ is low when the number of words in FIFO1 is less than or equal to the value in the almost-empty B offset register, X1. |
| $\overline{\text { AFA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-full flag. Programmable flag synchronized to CLKA. $\overline{\text { AFA }}$ is low when the number of empty locations in FIFO1 is less than or equal to the value in the almost-full A offset register, Y1. |
| $\overline{\text { AFB }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-full flag. Programmable flag synchronized to CLKB. $\overline{\mathrm{AFB}}$ is low when the number of empty locations in FIFO2 is less than or equal to the value in the almost-full B offset register, Y2. |
| B0-B35 | I/O | Port-B data. The 36-bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IRA, ORA, $\overline{\mathrm{AFA}}$, and $\overline{\mathrm{AEA}}$ are all synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port $B$ and can be asynchronous or coincident to CLKA. IRB, ORB, $\overline{\mathrm{AFB}}$, and $\overline{\mathrm{AEB}}$ are synchronized to the low-to-high transition of CLKB. |
| $\overline{C S A}$ | 1 | Port-A chip select. $\overline{C S A}$ must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when $\overline{C S A}$ is high. |
| $\overline{\mathrm{CSB}}$ | I | Port-B chip select. $\overline{\mathrm{CSB}}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when $\overline{C S B}$ is high. |
| ENA | I | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| FS1, FS0 | 1 | Flag-offset selects. The low-to-high transition of a FIFO reset input latches the values of FSO and FS1. If either FS0 or FS1 is high when a reset input goes high, one of three preset values is selected as the offset for the FIFO $\overline{\mathrm{AF}}$ and $\overline{\mathrm{AE}}$ flags. If both FIFOs are reset simultaneously and both FS0 and FS1 are low when $\overline{\mathrm{RST} 1}$ and $\overline{\mathrm{RST} 2}$ go high, the first four writes to FIFO1 program the almost-full and almost-empty offsets for both FIFOs. |
| IRA | $\begin{gathered} \mathrm{O} \\ (\text { port A) } \end{gathered}$ | Input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFO1 is full and writes to its array are disabled. IRA is set low when FIFO1 is reset and is set high on the second low-to-high transition of CLKA after reset. |
| IRB | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFO2 is full and writes to its array are disabled. IRB is set low when FIFO2 is reset and is set high on the second low-to-high transition of CLKB after reset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output-register data for output. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output-register data for output. |
| $\overline{\text { MBF1 }}$ | O | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{\text { MBF1 }}$ is low. $\overline{\text { MBF1 }}$ is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high when FIFO1 is reset. |
| $\overline{\text { MBF2 }}$ | O | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while $\overline{\text { MBF2 }}$ is low. $\overline{\text { MBF2 }}$ is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{\text { MBF2 }}$ is also set high when FIFO2 is reset. |
| ORA | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is high. ORA is forced low when FIFO2 is reset and goes high on the third low-to-high transition of CLKA after a word is loaded to empty memory. |

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# Terminal Functions (Continued) 

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| ORB | $\begin{gathered} \mathrm{O} \\ (\text { port B) } \end{gathered}$ | Output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. |
| $\overline{\text { RST1 }}$ | 1 | FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST} 1}$ is low. The low-to-high transition of $\overline{\mathrm{RST} 1}$ latches the status of FS0 and FS1 for $\overline{\mathrm{AFA}}$ and $\overline{\mathrm{AEB}}$ offset selection. FIFO1 must be reset upon power up before data is written to its RAM. |
| $\overline{\mathrm{RST}} 2$ | 1 | FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST} 2}$ is low. The low-to-high transition of $\overline{\mathrm{RST} 2}$ latches the status of FSO and FS1 for $\overline{\mathrm{AFB}}$ and $\overline{\mathrm{AEA}}$ offset selection. FIFO2 must be reset upon power up before data is written to its RAM. |
| W/RA | I | Port-A write/read select. A high on W/X$A$ selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/ $\overline{\mathrm{R}} A$ is high. |
| W/RB | I | Port-B write/read select. A low on $\bar{W} / R B$ selects a write operation and a high selects a read operation on port $B$ for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when $\overline{\mathrm{W}} / \mathrm{RB}$ is low. |

## detailed description

## reset

The FIFO memories of the SN74ACT3632 are reset separately by taking their reset ( $\overline{\mathrm{RST}} 1, \overline{\mathrm{RST}})$ inputs low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) low, the output-ready flag (ORA, ORB) low, the almost-empty flag ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) low, and the almost-full flag ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) high. Resetting a FIFO also forces the mailbox flag ( $\overline{\mathrm{MBF}}$, $\overline{\mathrm{MBF}}$ ) of the parallel mailbox register high. After a FIFO is reset, its input-ready flag is set high after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
A low-to-high transition on a FIFO reset ( $\overline{\mathrm{RST1}}, \overline{\mathrm{RST2}}$ ) input latches the value of the flag-select (FS0, FS1) inputs for choosing the almost-full and almost-empty offset programming method.

## almost-empty flag and almost-full flag offset programming

Four registers in the SN74ACT3632 are used to hold the offset values for the $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ flags. The port-B almost-empty flag ( $\overline{\mathrm{AEB}}$ ) offset register is labeled X1 and the port-A almost-empty flag ( $\overline{\mathrm{AEA}}$ ) offset register is labeled X2. The port-A almost-full flag ( $\overline{\mathrm{AFA}}$ ) offset register is labeled Y 1 and the port-B almost-full flag ( $\overline{\mathrm{AFB}}$ ) offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

Table 1. Flag Programming

| FS1 | FS0 | $\overline{\text { RST1 }}$ | $\overline{\text { RST2 }}$ | X1 AND Y1 REGISTERSt | X2 AND Y2 REGISTERS $\ddagger$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | $\uparrow$ | X | 64 | X |
| H | H | X | $\uparrow$ | X | 64 |
| H | L | $\uparrow$ | X | 16 | X |
| H | L | X | $\uparrow$ | X | 16 |
| L | H | $\uparrow$ | X | 8 | X |
| L | H | X | $\uparrow$ | X | 8 |
| L | L | $\uparrow$ | $\uparrow$ | Programmed from port A | Programmed from port A |

[^0]
## almost-empty flag and almost-full flag offset programming (continued)

To load the $\overline{\mathrm{AE}}$ flag and $\overline{\mathrm{AF}}$ flag offset registers of a FIFO with one of the three preset values listed in Table 1, at least one of the flag-select inputs must be high during the low-to-high transition of its reset input. For example, to load the preset value of 64 into X 1 and Y 1 , FS0 and FS1 must be high when FIFO1 reset ( $\overline{\mathrm{RST} 1}$ ) returns high. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset ( $\overline{\mathrm{RST}} 2$ ). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.

To program the $\mathrm{X} 1, \mathrm{X} 2, \mathrm{Y} 1$, and Y 2 registers from port A, both FIFOs should be reset simultaneously with FS0 and FS1 low during the low-to-high transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order $\mathrm{Y} 1, \mathrm{X} 1, \mathrm{Y} 2, \mathrm{X} 2$. Each offset register uses port-A (A8-A0) inputs, with A8 as the most-significant bit. Each register value can be programmed from 1 to 508. After all the offset registers are programmed from port A, the port-B input-ready flag (IRB) is set high and both FIFOs begin normal operation.

## FIFO write/read operation

The state of the port-A data (A0-A35) outputs is controlled by the port-A chip select ( $\overline{C S A}$ ) and the port-A write/read select (W/ $\bar{R} A)$. The A0-A35 outputs are in the high-impedance state when either $\overline{C S A}$ or $W / \bar{R} A$ is high. The A0-A35 outputs are active when both $\overline{C S A}$ and $W / \bar{R} A$ are low.
Data is loaded into FIFO1 from the A0-A35 inputs on a low-to-high transition of CLKA when $\overline{\text { CSA }}$ is low, W/ $\bar{R} A$ is high, ENA is high, MBA is low, and IRA is high. Data is read from FIFO2 to the A0-A35 outputs by a low-to-high transition of CLKA when $\overline{C S A}$ is low, W/ $\bar{R} A$ is low, ENA is high, MBA is low, and ORA is high (see Table 2). FIFO reads and writes on port A are independent of any concurrent port- B operation.

Table 2. Port-A Enable Function Table

| $\overline{\text { CSA }}$ | W/信A | ENA | MBA | CLKA | A0-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO1 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, FIFO2 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO2 output register | FIFO2 read |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set MBF2 high) |

The port-B control signals are identical to those of port $A$, with the exception that the port-B write/read select $(\bar{W} / R B)$ is the inverse of the port-A write/read select ( $W / \bar{R} A$ ). The state of the port-B data (B0-B35) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port-B write/read select ( $\overline{\mathrm{W}} / \mathrm{RB}$ ). The B0-B35 outputs are in the high-impedance state when either $\overline{\mathrm{CSB}}$ is high or $\overline{\mathrm{W}} / \mathrm{RB}$ is low. The $\mathrm{BO}-\mathrm{B} 35$ outputs are active when $\overline{\mathrm{CSB}}$ is low and $\overline{\mathrm{W}} / \mathrm{RB}$ is high.
Data is loaded into FIFO2 from the B0-B35 inputs on a low-to-high transition of CLKB when $\overline{\mathrm{CSB}}$ is low, $\overline{\mathrm{W}} / \mathrm{RB}$ is low, ENB is high, MBB is low, and IRB is high. Data is read from FIFO1 to the B0-B35 outputs by a low-to-high transition of CLKB when $\overline{C S B}$ is low, $\bar{W} / R B$ is high, ENB is high, MBB is low, and ORB is high (see Table 3). FIFO reads and writes on port B are independent of any concurrent port-A operation.

## FIFO write/read operation (continued)

Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | $\overline{\text { W}} /$ RB | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | L | L | X | X | In high-impedance state | None |
| L | L | H | L | $\uparrow$ | In high-impedance state | FIFO2 write |
| L | L | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | H | L | L | X | Active, FIFO1 output register | None |
| L | H | H | L | $\uparrow$ | Active, FIFO1 output register | FIFO1 read |
| L | H | L | H | X | Active, mail1 register | None |
| L | H | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set $\overline{\text { MBF1 high) }}$ |

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select may change states during the setup- and hold-time window of the cycle.

When a FIFO OR flag is low, the next data word is sent to the FIFO output register automatically by the low-to-high transition of the port clock that sets the OR flag high. When the OR flag is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port's chip select, write/read select, enable, and mailbox select.

## synchronized FIFO flags

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another. ORA, $\overline{A E A}$, IRA, and $\overline{A F A}$ are synchronized to CLKA. ORB, $\overline{A E B}, \operatorname{IRB}$, and $\overline{A F B}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation

| NUMBER OF WORDS <br> IN FIFO1t $\ddagger$ | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ORB | $\overline{\text { AEB }}$ | $\overline{\text { AFA }}$ | IRA |
| 0 | L | L | H | H |
| 1 to X1 | H | L | H | H |
| $(\mathrm{X} 1+1)$ to $[512-(\mathrm{Y} 1+1)]$ | H | H | H | H |
| $(512-\mathrm{Y} 1)$ to 511 | H | H | L | H |
| 512 | H | H | L | L |

$\dagger \mathrm{X} 1$ is the almost-empty offset for FIFO1 used by $\overline{\mathrm{AEB}}$. Y 1 is the almost-full offset for FIFO1 used by $\overline{\text { AFA }}$. Both X 1 and Y 1 are selected during a reset of FIFO1 or programmed from port A.
$\ddagger$ When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

## synchronized FIFO flags (continued)

Table 5. FIFO2 Flag Operation

| NUMBER OF WORDS <br> IN FIFO2t $\ddagger$ | SYNCHRONIZED <br> TO CLKA |  | SYNCHRONIZED <br> TO CLKB |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ORA | $\overline{\text { AEA }}$ | $\overline{\text { AFB }}$ | IRB |
| 0 | L | L | H | H |
| 1 to X2 | H | L | H | H |
| $(\mathrm{X} 2+1)$ to $[512-(\mathrm{Y} 2+1)]$ | H | H | H | H |
| $(512-\mathrm{Y} 2)$ to 511 | H | H | L | H |
| 512 | H | H | L | L |

$\dagger$ X2 is the almost-empty offset for FIFO2 used by $\overline{\text { AEA. }}$ Y2 is the almost-full offset for FIFO2 used by AFB. Both X2 and Y2 are selected during a reset of FIFO2 or programmed from port A.
$\ddagger$ When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

## output-ready flags (ORA, ORB)

The OR flag of a FIFO is synchronized to the port clock that reads data from its array. When the OR flag is high, new data is present in the FIFO output register. When the OR flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the OR flag synchronizing clock; therefore, an OR flag is low if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The OR flag of the FIFO remains low until the third low-to-high transition of the synchronizing clock occurs, simultaneously forcing the OR flag high and shifting the word to the FIFO output register.
A low-to-high transition on an OR flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\text {sk } 1}$, or greater, after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

## input-ready flags (IRA, IRB)

The IR flag of a FIFO is synchronized to the port clock that writes data to its array. When the IR flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the IR flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the IR flag synchronizing clock; therefore, an IR flag is low if less than two cycles of the IR flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the IR flag synchronizing clock after the read sets the IR flag high.
A low-to-high transition on an IR flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk} 1}$, or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

## almost-empty flags ( $\overline{\text { AEA }}, \overline{A E B}$ )

The $\overline{A E}$ flag of a FIFO is synchronized to the port clock that reads data from its array. The almost-empty state is defined by the contents of register X 1 for $\overline{\mathrm{AEB}}$ and register X 2 for $\overline{\mathrm{AEA}}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An $\overline{\mathrm{AE}}$ flag is low when its FIFO contains X or fewer words and is high when its FIFO contains $(X+1)$ or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of the $\overline{\mathrm{AE}}$ flag synchronizing clock are required after a FIFO write for its $\overline{\mathrm{AE}}$ flag to reflect the new level of fill. Therefore, the $\overline{A E}$ flag of a FIFO containing ( $X+1$ ) or more words remains low if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the ( $X+1$ ) level. An $\overline{\text { AE flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO write that fills }}$ memory to the $(\mathrm{X}+1)$ level. A low-to-high transition of an $\overline{\mathrm{AE}}$ flag synchronizing clock begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\text {sk2 }}$, or greater, after the write that fills the FIFO to ( $\mathrm{X}+1$ ) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).
almost-full flags ( $\overline{A F A}, \overline{A F B}$ )
The $\overline{\mathrm{AF}}$ flag of a FIFO is synchronized to the port clock that writes data to its array. The almost-full state is defined by the contents of register Y 1 for $\overline{\mathrm{AFA}}$ and register Y 2 for $\overline{\mathrm{AFB}}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An $\overline{\mathrm{AF}}$ flag is low when its FIFO contains ( $512-\mathrm{Y}$ ) or more words and is high when its FIFO contains [512-( $\mathrm{Y}+1)]$ or fewer words. A data word is present in the FIFO output register has been read from memory.
Two low-to-high transitions of the $\overline{\mathrm{AF}}$ flag synchronizing clock are required after a FIFO read for its $\overline{\mathrm{AF}}$ flag to reflect the new level of fill. Therefore, the $\overline{\mathrm{AF}}$ flag of a FIFO containing $[512-(\mathrm{Y}+1)]$ or fewer words remains low if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to $[512-(Y+1)]$. An $\overline{\mathrm{AF}}$ flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to $[512-(Y+1)]$. A low-to-high transition of an $\overline{\mathrm{AF}}$ flag synchronizing clock begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\text {sk2 }}$, or greater, after the read that reduces the number of words in memory to [ $512-(Y+1)]$. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

## mailbox registers

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port-data-transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and with MBA high. A low-to-high transition on CLKB writes $B 0-B 35$ data to the mail2 register when a port-B write is selected by $\overline{C S B}, \bar{W} / R B$, and ENB and with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.
When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port mailbox select input is low and from the mail register when the port-mailbox select input is high. The mail1 register flag ( $\overline{\mathrm{MBF}}$ ) is set high by a low-to-high transition on CLKB when a port-B read is selected by $\overline{\mathrm{CSB}}$, $\bar{W} / R B$, and ENB and with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO1 Reset Loading X1 and Y1 With a Preset Value of Eight $\dagger$
$\dagger$ FIFO2 is reset in the same manner to load X2 and Y2 with a preset value.

$\ddagger t_{\text {sk1 }}$ is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to transition high in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than $t_{s k 1}$, IRB may transition high one cycle later than shown. NOTE $A: \overline{C S A}=L, W / \bar{R} A=H, M B A=L$. It is not necessary to program offset register on consecutive clock cycles.

Figure 2. Programming the $\overline{\mathrm{AF}}$ Flag and $\overline{\mathrm{AE}}$ Flag Offset Values After Reset

## CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY <br> SCAS224D - JUNE 1992 - REVISED APRIL 1998



Figure 3. Port-A Write-Cycle Timing for FIFO1

$\ddagger$ Written to FIFO2
Figure 4. Port-B Write-Cycle Timing for FIFO2

$\dagger$ Read from FIFO2
Figure 5. Port-A Read-Cycle Timing for FIFO2

$\ddagger$ Read from FIFO1
Figure 6. Port-B Read-Cycle Timing for FIFO1

$\dagger_{\text {tsk } 1}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition high and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than tsk1, the transition of ORB high and load of the first word to the output register may occur one CLKB cycle later than shown.

Figure 7. ORB-Flag Timing and First Data-Word Fall-Through When FIFO1 Is Empty

$\dagger_{\text {sk } 1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition high and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than tsk1, the transition of ORA high and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA-Flag Timing and First Data-Word Fall-Through When FIFO2 Is Empty

## CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY <br> SCAS224D - JUNE 1992 - REVISED APRIL 1998



To FIFO1
$\dagger_{t_{\text {sk } 1}}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk}} 1$, IRA may transition high one CLKA cycle later than shown.

Figure 9. IRA-Flag Timing and First Available Write When FIFO1 Is Full

$\dagger_{t_{\text {sk } 1}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk} 1}$, IRB may transition high one CLKB cycle later than shown.

Figure 10. IRB-Flag Timing and First Available Write When FIFO2 Is Full

$\dagger_{t_{s k 2}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{AEB}}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\text {sk } 2}, \overline{A E B}$ may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L)$, FIFO1 read $(\overline{C S B}=L, \bar{W} / R B=H, M B B=L)$. Data in the FIFO1 output register has been read from the FIFO.

Figure 11. Timing for $\overline{\text { AEB }}$ When FIFO1 Is Almost Empty

$\ddagger t_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A E A}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk2 }}$, AEA may transition high one CLKA cycle later than shown. NOTE A: FIFO2 write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L})$, FIFO 2 read $(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L})$. Data in the FIFO2 output register has been read from the FIFO.

Figure 12. Timing for $\overline{\text { AEA }}$ When FIFO2 Is Almost Empty

$\dagger_{t_{\text {sk2 }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{AFA}}$ to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\text {sk2 }}, \overline{\text { AFA }}$ may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{H}, \mathrm{MBA}=\mathrm{L})$, FIFO 1 read $(\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{H}, \mathrm{MBB}=\mathrm{L})$. Data in the FIFO1 output register has been read from the FIFO.

Figure 13. Timing for $\overline{\text { AFA }}$ When FIFO1 Is Almost Full

$\ddagger \mathrm{t}_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\mathrm{AFB}}$ to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk2 }}$, $\overline{\text { AFB }}$ may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}$ ), $\mathrm{FIFO2}$ read ( $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L}$ ). Data in the FIFO2 output register has been read from the FIFO.

Figure 14. Timing for $\overline{\text { AFB }}$ When FIFO2 Is Almost Full


Figure 15. Timing for Mail1 Register and MBF1 Flag


Figure 16. Timing for Mail2 Register and MBF2 Flag

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$$
\begin{aligned}
& \text { Continuous current through } \mathrm{V}_{\mathrm{CC}} \text { or GND ........................................................... } \pm 400 \mathrm{~mA} \\
& \text { Package thermal impedance, } \theta_{\mathrm{JA}} \text { (see Note 2): PCB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 28^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { PQ package ......................................... } 46^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | UNIT |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | 2 |  |
| $\mathrm{IOH}^{\prime}$ | High-level output current | V |  |
| $\mathrm{IOL}^{\mathrm{O}}$ | Low-level output current | 0.8 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | -4 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYP† | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| I | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or 0 |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| ${ }^{\text {I }} \mathrm{CC}{ }^{\ddagger}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad$ One input at 3.4 V , Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | $\overline{\mathrm{CSA}}=\mathrm{V}_{\mathrm{IH}}$ | A0-A35 |  | 0 |  | mA |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{V}_{\mathrm{IH}}$ | B0-B35 |  | 0 |  |  |
|  |  | $\overline{\overline{C S A}}=\mathrm{V}_{\mathrm{IL}}$ | A0-A35 |  |  | 1 |  |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{V}_{\mathrm{IL}}$ | B0-B35 |  |  | 1 |  |
|  |  | All other inputs |  |  |  | 1 |  |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{1}=0, \quad \mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0, \quad \mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 17)

|  |  | 'ACT3632-15 |  | 'ACT3632-20 |  | 'ACT3632-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {w }}$ (CLKH) | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CLKL) }}$ | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| ${ }_{\text {tsu(EN }}$ ) | Setup time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{ENA}$, and MBA before CLKA $\uparrow ; \overline{\mathrm{CSB}}$, $\bar{W} /$ RB, ENB, and MBB before CLKB $\uparrow$ | 4.5 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}$ (RS) | Setup time, $\overline{\text { RST1 }}$ or $\overline{\mathrm{RST}}$ l low before CLKA $\uparrow$ or CLKB $\uparrow \S$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su( }}$ (FS) | Setup time, FS0 and FS1 before $\overline{\mathrm{RST} 1}$ and $\overline{\mathrm{RST}} 2 \mathrm{high}$ | 7.5 |  | 8.5 |  | 9.5 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(EN) | Hold time, $\overline{C S A}, \mathrm{~W} / \overline{\mathrm{R}} A$, ENA, and MBA after CLKA $\uparrow ; \overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}$, ENB, and MBB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(RS) | Hold time, $\overline{\mathrm{RST}} 1$ or $\overline{\mathrm{RST}} 2 \mathrm{low}$ after CLKA $\uparrow$ or CLKB $\uparrow \S$ | 4 |  | 4 |  | 5 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after $\overline{\text { RST1 }}$ and $\overline{\text { RST2 }}$ high | 2 |  | 3 |  | 3 |  | ns |
| $t_{\text {sk1 }}{ }^{\text {I }}$ | Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for ORA, ORB, IRA, and IRB | 7.5 |  | 9 |  | 11 |  | ns |
| tsk2 ${ }^{\text {II }}$ | Skew time between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$, $\overline{\mathrm{AFA}}$, and $\overline{\mathrm{AFB}}$ | 12 |  | 16 |  | 20 |  | ns |

§ Requirement to count the clock edge as one of at least four needed to reset a FIFO
I Skew time is not a timing constraint for proper device operation and is included only to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 17)

| PARAMETER |  | 'ACT3632-15 |  | 'ACT3632-20 |  | 'ACT3632-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  | 66.7 |  | 50 |  | 33.4 |  | MHz |
| $\mathrm{t}_{\mathrm{a}}$ | Access time, CLKA $\uparrow$ to A0-A35 and CLKB $\uparrow$ to B0-B35 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| tpd(C-IR) | Propagation delay time, CLKA $\uparrow$ to IRA and CLKB $\uparrow$ to IRB | 2 | 8 | 2 | 10 | 2 | 12 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{OR})$ | Propagation delay time, CLKA $\uparrow$ to ORA and CLKB $\uparrow$ to ORB | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{AE})$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AEA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AEB}}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{AF})$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AFB}}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{MF})$ | Propagation delay time, CLKA to $\overline{\mathrm{MBF} 1}$ low or $\overline{\mathrm{MBF2}}$ high and CLKB $\uparrow$ to $\overline{\mathrm{MBF} 2}$ low or $\overline{\mathrm{MBF} 1}$ high | 0 | 8 | 0 | 10 | 0 | 12 | ns |
| $t_{\text {pd(C-MR }}$ | Propagation delay time, CLKA $\uparrow$ to $\mathrm{B} 0-\mathrm{B} 35 \dagger$ and CLKB $\uparrow$ to A0-A35 $\ddagger$ | 3 | 13.5 | 3 | 15 | 3 | 17 | ns |
| $t_{\text {pd }}(\mathrm{M}-\mathrm{DV})$ | Propagation delay time, MBA to A0-A35 valid and MBB to B0-B35 valid | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $t_{\text {tpd }}(\mathrm{R}-\mathrm{F})$ | Propagation delay time, $\overline{\mathrm{RST1}}$ low to $\overline{\mathrm{AEB}}$ low, $\overline{\mathrm{AFA}}$ high, and $\overline{\mathrm{MBF}} 1$ high, and $\overline{\mathrm{RST} 2}$ low to $\overline{\mathrm{AEA}}$ low, $\overline{\mathrm{AFB}}$ high, and $\overline{\mathrm{MBF2}}$ high | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable time, $\overline{\mathrm{CSA}}$ and $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ low to $\mathrm{A} 0-\mathrm{A} 35$ active and $\overline{\mathrm{CSB}}$ low and $\overline{\mathrm{W}} / \mathrm{RB}$ high to $\mathrm{B} 0-\mathrm{B} 35$ active | 2 | 12 | 2 | 13 | 2 | 14 | ns |
| $t_{\text {dis }}$ | Disable time, $\overline{\mathrm{CSA}}$ or W/ $\overline{\mathrm{R}} \mathrm{A}$ high to A0-A35 at high impedance and $\overline{\mathrm{CSB}}$ high or $\overline{\mathrm{W}} / \mathrm{RB}$ low to B0-B35 at high impedance | 1 | 8 | 1 | 12 | 1 | 11 | ns |

$\dagger$ Writing data to the mail1 register when the $\mathrm{B} 0-\mathrm{B} 35$ outputs are active and MBB is high
$\ddagger$ Writing data to the mail2 register when the A0-A35 outputs are active and MBA is high

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


Figure 17. Load Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS


Figure 18
www.ti.com

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ACT3632-15PCB | ACTIVE | HLQFP | PCB | 120 | 90 |  <br> no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| SN74ACT3632-15PQ | ACTIVE | BQFP | PQ | 132 | 36 |  <br> no Sb/Br) | CU NIPDAU | Level-4-260C-72 HR |
| SN74ACT3632-15PQG4 | ACTIVE | BQFP | PQ | 132 | 36 |  <br> no Sb/Br) | CU NIPDAU | Level-4-260C-72 HR |
| SN74ACT3632-20PCB | ACTIVE | HLQFP | PCB | 120 | 90 |  <br> no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| SN74ACT3632-20PQ | ACTIVE | BQFP | PQ | 132 | 36 |  <br> no Sb/Br) | CU NIPDAU | Level-4-260C-72 HR |
| SN74ACT3632-30PCB | ACTIVE | HLQFP | PCB | 120 | 90 |  <br> no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR |
| SN74ACT3632-30PQ | ACTIVE | BQFP | PQ | 132 | 36 |  <br> no Sb/Br) | CU NIPDAU | Level-4-260C-72 HR |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-069


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Thermally enhanced molded plastic package with a heat slug (HSL)
D. Falls within JEDEC MS-026

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  | Wireless | www.ti.com/wireless |  |

[^1]Copyright © 2006, Texas Instruments Incorporated


[^0]:    $\dagger \mathrm{X} 1$ register holds the offset for $\overline{\overline{\mathrm{AEB}} ; \mathrm{Y} 1 \text { register holds the offset for } \overline{\mathrm{AFA}} .}$
    $\ddagger \mathrm{X} 2$ register holds the offset for $\overline{\mathrm{AEA}}$; Y2 register holds the offset for $\overline{\mathrm{AFB}}$.

[^1]:    Mailing Address: Texas Instruments
    Post Office Box 655303 Dallas, Texas 75265

