











SN74LV8154

SCLS589A - AUGUST 2004-REVISED OCTOBER 2015

SN74LV8154 Dual 16-Bit Binary Counters With 3-State Output Registers

Check for Samples: SN74LV8154

Features

- Can Be Used as Two 16-Bit Counters or a Single 32-Bit Counter
- 8 bit counter read bus
- 2-V to 5.5-V V_{CC} Operation
- Maximum t_{pd} of 25 ns at 5 V (RCLK to Y)
- Typical V_{OLP} (Output Ground Bounce) $< 0.7 \text{ V at V}_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 4.4 \text{ V at V}_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

Applications

- **Up Counters**
- **Dual Up Counters**

3 Description

The SN74LV8154 device is a dual 16-bit binary counter with 3-state output registers, designed for 2-V to 5.5-V V_{CC} operation.

The counters have dedicated clock inputs. The counters share a clocked storage register to sample and save the counter contents. Both counters share an asynchronous clear input. The 32-bit storage register can be mapped on the output bus 8-bits at a time. Four bus reads are needed to access the contents of both stored counts. The two counters can be chained by connecting CLKBEN to RCOA. All clocks are positive edge triggered. All other inputs are active low.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LV8154N	PDIP (20)	6.50 mm x 4.40 mm
SN74LV8154PW	TSSOP (20)	26.92 mm x 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

	F		0.4 Overview	
1	Features 1		8.1 Overview	
2	Applications 1		8.2 Functional Block Diagram	9
3	Description 1		8.3 Feature Description	9
4	Revision History2		8.4 Device Functional Modes	10
5	Pin Configuration and Functions	9	Application and Implementation	
6	Specifications4		9.1 Application Information	11
U			9.2 Typical Application	11
	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	13
	6.3 Recommended Operating Conditions	11	Layout	13
	6.4 Thermal Information		11.1 Layout Guidelines	
	6.5 Electrical Characteristics		11.2 Layout Example	
	6.6 Timing Requirements	12	Device and Documentation Support	
	6.7 Switching Characteristics - V _{CC} = 3.3 V ± 0.3 V 6		12.1 Documentation Support	
	6.8 Switching Characteristics $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		12.2 Community Resources	14
	6.9 Noise Characteristics		12.3 Trademarks	14
	6.10 Typical Characteristics 7		12.4 Electrostatic Discharge Caution	14
7	Parameter Measurement Information 8		12.5 Glossary	14
8	Detailed Description 9	13	Mechanical, Packaging, and Orderable Information	14

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Original (August 2004) to Revision A

Page

- Added Pin Configuration and Functions section, Storage Conditions table, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



5 Pin Configuration and Functions



Pin Functions

PIN I/O			DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
CCLR	11	I	Clock clear, asyncrounous active-low clear for both counters
CLKA	1	I	Clock A, rising edge count clock
CLKB	2	I	Clock B, rising edge count clock
CLKBEN	9	I	Clock B enable, acitive-low allows clocking for counter B; connect to RCOA for 32-bit counter.
GAL	3	I	Gate A lower byte, acitve-low puts lower byte of stored counter A on the Y bus.
GAU	4	I	Gate A upper byte, acitve-low puts upper byte of stored counter A on the Y bus.
GBL	5	I	Gate B lower byte, acitve-low puts lower byte of stored counter B on the Y bus.
GBU	6	I	Gate B upper byte, acitve-low puts upper byte of stored counter B on the Y bus.
GND	10	_	Ground
RCLK	7	I	Register Clock, rising edge stores counters into an internal storage register
RCOA	8	0	Ready case overflow A, active low when counter A is full count and ready to overflow on next clock A
V _{CC}	20	_	Power supply pin
Y0	19	0	Data output bit 0 (LSB)
Y1	18	0	Data output bit 1
Y2	17	0	Data output bit 2
Y3	16	0	Data output bit 3
Y4	15	0	Data output bit 4
Y5	14	0	Data output bit 5
Y6	13	0	Data output bit 6
Y7	12	0	Data output bit 7 (MSB)



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage	117			V
VI	Input voltage (2)	Input voltage ⁽²⁾			V
Vo	Voltage applied to any output	-0.5	7	V	
Vo	Output voltage ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±35	mA
	Continuous current through V	CC or GND		±70	mA
T_{J}	Junction Temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\ <u>/</u>	V 51	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD) Electrostatic discha	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions⁽¹⁾

			V _{cc}	MIN	MAX	UNIT
V _{CC}	Supply voltage			2	5.5	V
			2 V	1.5		
V_{IH}	High-level input voltage		3 V to 3.6 V	V _{CC} × 0.7		V
			4.5 V to 5.5 V	$V_{CC} \times 0.7$		
			2 V		0.5	
V_{IL}	Low-level input voltage		3 V to 3.6 V		$V_{CC} \times 0.3$	V
			4.5 V to 5.5 V		$V_{CC} \times 0.3$	
V_{I}	Input voltage			0	5.5	V
\/	Output voltage	High or low state		0	V _{CC}	V
Vo		3-state		0	5.5	V
			2 V		-50	μA
I _{OH}	High-level output current		3 V to 3.6 V		-6	mA
			4.5 V to 5.5 V		-12	MA
			2 V		50	μA
I _{OL}	Low-level output current		3 V to 3.6 V		6	mA
					12	MA
Δt/Δν	1		3 V to 3.6 V		100	ns/V
ΔυΔν	input transition rise and fall fat	t transition rise and fall rate			20	115/ V
T _A	Operating free-air temperature			-40	85	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5 V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		SN74LV8154N	SN74LV8154PW	
	THERMAL METRIC ⁽¹⁾	N (PDIP)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	54.9	100.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	46.5	30.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	35.9	47.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	23.5	1.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	35.7	46.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COI	NDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		$I_{OH} = -50 \mu A$		2 V	1.9			
V_{OH}	Output high voltage	$I_{OH} = -6 \text{ mA}$		3 V	2.48			V
		$I_{OH} = -12 \text{ mA}$		4.5 V	3.8			
		I _{OL} = 50 μA		2 V			0.1	
V_{OL}	Output low voltage	$I_{OL} = 6 \text{ mA}$		3 V			0.44	V
		I _{OL} = 12 mA		4.5 V			0.55	
II	Input current	V _I = 5.5 V or GND		0 to 5.5 V			±1	μA
loz	Output off current	$V_O = V_{CC}$ or GND		5.5 V			±5	μΑ
I _{CC}	Supply current	$V_I = V_{CC}$ or GND,	I _O = 0	5.5 V			20	μΑ
I _{off}	Off current	V_{I} or $V_{O} = 0$ to 5.5 V		0			5	μΑ
Cı	Input capacitance	$V_I = V_{CC}$ or GND		5 V		3		pF
Co	Output capacitance	$V_O = V_{CC}$ or GND		5 V		5		pF
C _{pd}	Power dissipation capacitance	C _L = No load,	CCLK = 10 MHz RCLK = 1 MHz	5 V		56		pF

6.6 Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 3)

			MIN	UNIT
	Pulse duration	CLKA, CLKB, RCLK high or low	10	~~
t _w	Pulse duration	CCLR low	20	ns
		CLKBEN low before CLKB↑	10	
		CCLR high (inactive) before CLKA↑or CLKB↑	10	
t _{su}	Set-up time	CLKA↑ or CLKB↑ before RCLK↑	10	ns
		RCLK↑ before GAL or GAU or GBL or GBU low	10	
		GAL or GAU or GBL or GBU high (inactive) before RCLK↑	10	
	I lald time	CLKBEN low after CLKB↑	0	20
t _h Hold time	CLKA or CLKB after RCLK	0	ns	
t _z ⁽¹⁾	Z-period	GAL, GAU, GBL, GBU all high before one of them switches low	200	ns

⁽¹⁾ t_z condition: $C_L = 50$ pF, $R_L = 1$ $k\Omega$



6.7 Switching Characteristics - V_{cc} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	MIN	TYP	MAX	UNIT
£			C _L = 15 pF	40			MHz
f _{MAX}			C _L = 50 pF	25			IVITZ
	RCLK	Y		1	22	38	
t _{pd}	CLKA	RCOA		1	26	44	ns
t _{PLH}	CCLR	RCOA	C _L = 15 pF	1	18	32	ns
t _{en}	GAL, GAU, GBL, GBU	Y		1	27	46	ns
t _{dis}	GAL, GAU, GBL, GBU	Υ		1	12	21	ns
	RCLK	Y		1	25	42	
t _{pd}	CLKA	RCOA		1	28	46	ns
t _{PLH}	CCLR	RCOA	C _L = 50 pF	1	20	35	ns
t _{en}	GAL, GAU, GBL, GBU	Y		1	30	50	ns
t _{dis}	GAL, GAU, GBL, GBU	Υ		1	14	24	ns

6.8 Switching Characteristics $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	MIN	TYP	MAX	UNIT
,	(01)	(com cr)	C _L = 15 pF	40			
f _{MAX}			C _L = 50 pF	25			MHz
	RCLK	Υ		1	14	25	
t _{pd}	CLKA	RCOA		1	16	27	ns
t _{PLH}	CCLR	RCOA	C _L = 15 pF	1	12	20	ns
t _{en}	GAL, GAU, GBL, GBU	Υ		1	16	28	ns
t _{dis}	GAL, GAU, GBL, GBU	Υ		1	8	15	ns
	RCLK	Υ		1	16	27	
t _{pd}	CLKA	RCOA		1	17	28	ns
t _{PLH}	CCLR	RCOA	C _L = 50 pF	1	13	21	ns
t _{en}	GAL, GAU, GBL, GBU	Υ		1	18	30	ns
t _{dis}	GAL, GAU, GBL, GBU	Υ		1	9	16	ns

6.9 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_{L} = 50 \text{ pF}$

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.7		V
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.75		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4.4		V








Figure 1. Timing Diagram

6.10 Typical Characteristics





7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{O} = 50 Ω , $t_{r} \leq$ 3 ns, $t_{f} \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. tpzL and tpzH are the same as ten.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SN74LV8154 device is a dual 16-bit binary counter with 3-state output registers, designed for 2-V to 5.5-V V_{CC} operation. The counters have dedicated clock inputs. The counters share a storage register clock and an asynchronous clear input. The 32-bit storage register can be mapped on the output bus 8-bit at a time. Four bus reads are needed to access the contents of both counters. The two counters can be chained by connecting \overline{CLKBEN} to \overline{RCOA}


This 16-bit counter (A or B) fee<u>ds a 16-bit storage register</u>, and each storage register is further divided into an upper byte and lower byte. The GAL, GAU, GBL, GBU inputs are used to select the byte that needs to be output at Y0-Y7. CLKA is the clock for A counter, and CLKB is the clock for B counter. RCLK is the clock for the A and B storage registers. All three clock signals are positive-edge triggered.

A 32-bit counter can be realized by connecting CLKA and CLKB together and by connecting RCOA to CLKBEN.

To ensure the high-impedance state during power up or power down, \overline{GAL} , \overline{GAU} , \overline{GBL} , and \overline{GBU} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

8.2 Functional Block Diagram



8.3 Feature Description

Two 16-bit counters count up on each positive edge of the respective clock input. RCOA is set low when counter A is full count. Counter B clock is gated by the CCKBEN input. Connecting RCOA to CCKBEN together chains the counters to make one 32-bit counter.

Asynchronous CCLR input resets both counter to zero.

One 32-bit storage register records the contents of both counters on the rising edge of RCLK. The contents of the storage register are saved until the next rising edge of the RCLK.

Mapped output bus can be set to high impedance or output 8-bits of the 32-bit storage register.



8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74LV8154.

Table 1. Function Table

	INP	UTS		OUTPUT					
GAL	GAU	GBL	GBU	Yn					
L	Н	Н	Н	Lower byte in A storage register					
Н	L	Н	Н	Upper byte in A storage register					
Н	Н	L	Н	Lower byte in B storage register					
Н	Н	Н	L	Upper byte in B storage register					
Н	Н	Н	Н	Z					



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV8154 can count any two events up to a count of 65,535 per storage register read. It can also count one event up to a count of 4,294,967,295 per storage register read.

9.2 Typical Application



Dual Counter With Address Mapping

9.2.1 Design Requirements

- V_{CC} must be acceptable for both SN74LV8154 and SN74LVC138A.
- CCLR low time must be greater than 20 ns.
- 8 bytes of unique address space are needed.
- CLKA and CLKB inputs must have input transition rate specified in Recommended Operating Conditions.
- RCLK and CCLR inputs must be free of glitches to prevent accidental register saves or counter clears.

Copyright © 2004–2015, Texas Instruments Incorporated



Typical Application (continued)

9.2.2 Detailed Design Procedure


- Connect Y0 through Y7 to the data bus.
- Connect A, B, and C to lower address bus lines.
- Connect G2A, G2B, and G1 to decoded addresses to provide 8 or more unique memory locations.
- Connect two pulse sources to CLKA and CLKB inputs. If sources have noise or slow edges then pass the signal through a Schmitt trigger buffer first.
- If only one counter is needed, connect the single pulse source to both CLKA and CLKB.
- Also connect <u>CLKBEN</u> to <u>RCOA</u> instead of ground.

Table 2. Function Table

		INPL	JTS ⁽¹⁾			OUTPUT ⁽¹⁾	DECLUIT.
G1	G2A	G2B	С	В	Α	Yn	RESULT
L	X	Х	Х	Х	Х	Z	No action
Х	Н	Х	Х	Х	Х	Z	No action
Х	Х	Η	X	Х	X	Z	No action
Н	L	L	L	L	L	A lower byte	Read lower byte of counter A storage register
Н	L	L	L	L	Н	A upper byte	Read upper byte of counter A storage register
Н	L	L	L	Н	L	B lower byte	Read lower byte of counter B storage register
Н	L	L	L	Н	Н	B upper byte	Read upper byte of counter B storage register
Н	L	L	Н	L	L	Z	Save counters into storage register after changing any input
Н	L	L	Н	L	Н	Z	Reset both counters to zero
Н	L	L	Н	Н	L	Z	No action
Н	L	L	Н	Н	Н	Z	No action

⁽¹⁾ L = low, H = high, X = don't care, Z = high Impedance.

9.2.3 Application Curve





10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions* table.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01- μ F or 0.022- μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 5 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC}, whichever makes more sense or is more convenient.

11.2 Layout Example



Figure 5. Layout Diagram



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 8-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LV8154N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV8154N	Samples
SN74LV8154NE4	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV8154N	Samples
SN74LV8154PW	LIFEBUY	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV8154	
SN74LV8154PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV8154	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 8-Sep-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV8154:

● Enhanced Product: SN74LV8154-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV8154PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ſ	SN74LV8154PWR	TSSOP	PW	20	2000	356.0	356.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LV8154N	N	PDIP	20	20	506	13.97	11230	4.32
SN74LV8154NE4	N	PDIP	20	20	506	13.97	11230	4.32
SN74LV8154PW	PW	TSSOP	20	70	530	10.2	3600	3.5

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated