## SN74ALVCH162409 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

DGG OR DL PACKAGE

(TOP VIEW)

SCES189 - FEBRUARY 1999

- **Member of the Texas Instruments** Widebus+™ Family
- **EPIC** ™ (Enhanced-Performance Implanted **CMOS) Submicron Process**
- B-Port Outputs Have Equivalent 26- $\Omega$ Series Resistors, So No External Resistors Are Required
- **UBE** ™ (Universal Bus Exchanger) Allows Synchronous Data Exchange
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 9-bit, 4-port universal bus exchanger is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH162409 allows synchronous data exchange between four different buses. Data flow is controlled by the select (SEL0-SEL4) inputs. A data-flow state is stored on the rising edge of the clock (CLK) input if the select-enable (SELEN) input is low. Once a data-flow state has been established, data is stored in the flip-flop on the rising edge of CLK if SELEN is high.

### PRE 56 CLK SEL0 2 55 SELEN 1A1 **1**3 54**∏** 1B1 GND 4 53 GND 1A2 🛮 5 52**∏** 1B2 51 1B3 1A3 🛮 6 50 [] V<sub>CC</sub> V<sub>CC</sub> 47 1A4 🛮 8 49 🛮 1B4 1A5 🛮 9 48 1 1B5 47 1 1B6 1A6 10 11 GND 46 ∏ GND 1A7 | 12 45 1B7 1A8 🛮 44 🛮 1B8 13 43 1B9 1A9 14 2A1 15 42 **∏** 2B1 2A2 🛮 16 41 **∏** 2B2 2A3 [ 17 40 **∏** 2B3 GND [ 39 | GND 18 2A4 [] 19 38 **1** 2B4 2A5 Π 20 37**∏** 2B5 36**∏** 2B6 2A6 21 V<sub>CC</sub> **□** 22 35 🛮 V<sub>CC</sub> 2A7 23 34 2B7 2A8 $\Pi$ 24 33 **∏** 2B8 GND ∏25 32 **∏** GND 2A9 Π 26 31 **1** 2B9 SEL1 27 30 SEL4

SEL2 28

29 **∏** SEL3

The data-flow control logic is designed to allow glitch-free data transmission.

The B outputs, which are designed to sink up to 12 mA, include equivalent 26- $\Omega$  series resistors to reduce overshoot and undershoot.

When preset (PRE) transitions high, the outputs are disabled immediately, without waiting for a clock pulse. To leave the high-impedance state, both PRE and SELEN must be low and a clock pulse must be applied.

To ensure the high-impedance state during power up or power down,  $\overline{\mathsf{PRE}}$  should be tied to  $\mathsf{V}_{\mathsf{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162409 is characterized for operation from -40°C to 85°C.

EPIC, UBE, and Widebus+ are trademarks of Texas Instruments Incorporated. PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



## **Function Tables**

	INPUTS	OUTPUT				
CLK	SEND PORT	RECEIVE PORT				
Х	X	<sub>В0</sub> †				
Х	L	L				
Х	Н	Н				
$\uparrow$	L	L				
$\uparrow$	Н	Н				
Н	X	в <sub>о</sub> †				
L	X	<sub>B0</sub> †				


<sup>†</sup> Output level before the indicated steady-state input conditions were established

## **DATA-FLOW CONTROL**

PRE	SELEN	CLK	SEL0	SEL1	SEL2	SEL3	SEL4	DATA FLOW
Н	Х	Χ	Х	Х	Х	Х	Х	All outputs disabled
L	Н	$\uparrow$	X	X	Х	X	Х	No change
L	L	1	0	0	0	0	0	None, all I/Os off
L	L	$\uparrow$	0	0	0	0	1	Not used
L	L	1	0	0	0	1	0	Not used
L	L	$\uparrow$	0	0	0	1	1	Not used
L	L	1	0	0	1	0	0	Not used
L	L	$\uparrow$	0	0	1	0	1	Not used
L	L	1	0	0	1	1	0	Not used
L	L	$\uparrow$	0	0	1	1	1	Not used
L	L	1	0	1	0	0	0	2A to 1A and 1B to 2B
L	L	$\uparrow$	0	1	0	0	1	2A to 1A
L	L	1	0	1	0	1	0	2B to 1B
L	L	$\uparrow$	0	1	0	1	1	2A to 1A and 2B to 1B
L	L	1	0	1	1	0	0	1A to 2A and 1B to 2B
L	L	$\uparrow$	0	1	1	0	1	1A to 2A
L	L	1	0	1	1	1	0	1B to 2B
L	L	$\uparrow$	0	1	1	1	1	1A to 2A and 2B to 1B
L	L	1	1	0	0	0	0	1A to 1B and 2B to 2A
L	L	$\uparrow$	1	0	0	0	1	1A to 1B
L	L	1	1	0	0	1	0	2A to 2B
L	L	$\uparrow$	1	0	0	1	1	1A to 1B and 2A to 2B
L	L	1	1	0	1	0	0	1B to 1A and 2A to 2B
L	L	$\uparrow$	1	0	1	0	1	1B to 1A
L	L	1	1	0	1	1	0	2B to 2A
L	L	$\uparrow$	1	0	1	1	1	1B to 1A and 2B to 2A
L	L	1	1	1	0	0	0	2B to 1A and 2A to 1B
L	L	$\uparrow$	1	1	0	0	1	1B to 2A
L	L	1	1	1	0	1	0	2B to 1A
L	L	1	1	1	0	1	1	2B to 1A and 1B to 2A
L	L	1	1	1	1	0	0	1A to 2B and 1B to 2A
L	L	1	1	1	1	0	1	1A to 2B
L	L	1	1	1	1	1	0	2A to 1B
L	L	1	1	1	1	1	1	1A to 2B and 2A to 1B



## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> : Except I/O ports (see Note 1)	0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	V to $V_{CC}$ + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	V to $V_{CC}$ + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	−50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, I <sub>O</sub>	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T <sub>stq</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



## SN74ALVCH162409 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES189 - FEBRUARY 1999

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ <sub>I</sub>	Input voltage		0	Vcc	V	
۷o	Output voltage		0	Vcc	V	
IОН		V <sub>CC</sub> = 1.65 V		-4		
	High level output current (A port)	V <sub>CC</sub> = 2.3 V		-12		
	High-level output current (A port)	V <sub>CC</sub> = 2.7 V		-12		
		V <sub>CC</sub> = 3 V		-24	A	
		V <sub>CC</sub> = 1.65 V		-2	mA	
	High level output outport (P. nort)	V <sub>CC</sub> = 2.3 V		-6		
Іон	High-level output current (B port)	V <sub>CC</sub> = 2.7 V		-8		
		V <sub>CC</sub> = 3 V		-12	1	
		V <sub>CC</sub> = 1.65 V		4		
	Low lovel output ourrent (A north	V <sub>CC</sub> = 2.3 V		12		
	Low-level output current (A port)	V <sub>CC</sub> = 2.7 V		12		
1		V <sub>CC</sub> = 3 V		24		
lol		V <sub>CC</sub> = 1.65 V		2	mA	
	Low lovel output ourrent (P. nort)	V <sub>CC</sub> = 2.3 V		6		
	Low-level output current (B port)	V <sub>CC</sub> = 2.7 V				
		V <sub>CC</sub> = 3 V		12		
Δt/Δν	Input transition rise or fall rate	•		10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# PRODUCT PREVIEW

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	VCC	MIN TYP	t MAX	UNIT					
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0.2							
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2							
		I <sub>OH</sub> = -6 mA	2.3 V	2							
	A port		2.3 V	1.7							
		I <sub>OH</sub> = -12 mA	2.7 V	2.2							
			3 V	2.4							
.,		I <sub>OH</sub> = -24 mA	3 V	2		.,					
VOH		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0.2		V					
		$I_{OH} = -2 \text{ mA}$	1.65 V	1.2							
		I <sub>OH</sub> = -4 mA	2.3 V	1.9							
	B port		2.3 V	1.7							
	βροπ	IOH = -6 mA	3 V	2.4							
		$I_{OH} = -8 \text{ mA}$	2.7 V	2							
		I <sub>OH</sub> = -12 mA	3 V	2							
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2						
		I <sub>OL</sub> = 4 mA	1.65 V		0.45						
		I <sub>OL</sub> = 6 mA	2.3 V		0.4	4					
	A port		2.3 V		0.7						
		I <sub>OL</sub> = 12 mA	2.7 V		0.4						
		I <sub>OL</sub> = 24 mA	3 V		0.55						
VOL		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2	V					
		I <sub>OL</sub> = 2 mA	1.65 V		0.45						
		I <sub>OL</sub> = 4 mA	2.3 V		0.4						
	B port	la. 6 mA	2.3 V		0.55						
		I <sub>OL</sub> = 6 mA	3 V		0.55						
		I <sub>OL</sub> = 8 mA	2.7 V		0.6						
		I <sub>OL</sub> = 12 mA	3 V		0.8						
lį		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V		±5	μΑ					
		V <sub>I</sub> = 0.58 V	1.65 V	25							
		V <sub>I</sub> = 1.07 V	1.05 V	-25							
		V <sub>I</sub> = 0.7 V	227	45							
I <sub>I(hold)</sub>		V <sub>I</sub> = 1.7 V	2.3 V	-45		μΑ					
		$V_{I} = 0.8 \text{ V}$	3 V	75							
		V <sub>I</sub> = 2 V	3 v	<b>-</b> 75							
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V		±500						
l <sub>OZ</sub> §		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ					
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ					
∆lcc		One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V		750	μΑ					
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V			pF					
Cio	A or B ports	$V_O = V_{CC}$ or GND	3.3 V			pF					

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> For I/O ports, the parameter IOZ includes the input leakage current.



<sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)


			V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> =		VCC =	2.7 V	V <sub>CC</sub> =		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency										MHz
t <sub>W</sub>	Pulse duration, CLK high	or low									ns
	Setup time	A or B before CLK↑									ns
١.		SEL before CLK↑									
t <sub>su</sub>		SELEN before CLK↑									
		PRE before CLK↑									
	Hold time	A or B after CLK↑									
th		SEL after CLK↑									ns
		SELEN after CLK↑									1

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(0011 01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>											MHz
<sup>t</sup> pd	CLK	A or B									ns
t <sub>en</sub>	CLK	A or B									ns
+	CLK	A or B									no
<sup>t</sup> dis	PRE	AOLR									ns

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CO	NDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
<u> </u>	Power dissipation	All outputs enabled	C. 50 pF	f = 10 MHz				pF
C <sub>pd</sub>	capacitance	All outputs disabled	$C_L = 50 pF$ ,	1 = 10 WITZ			·	pΓ







Input

Output

t<sub>PLH</sub>


## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 V$





**VCC** 


V<sub>CC</sub>/2




V<sub>CC</sub>/2

**VOLTAGE WAVEFORMS** 

**PROPAGATION DELAY TIMES** 





V<sub>CC</sub>/2

Input

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

V<sub>CC</sub>/2

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$ 10 MHz, Z<sub>O</sub> = 50  $\Omega$ ,  $t_r\leq$ 2 ns,  $t_f\leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.


V<sub>CC</sub>/2

- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{Q}$  = 50  $\Omega$ ,  $t_{f} \leq$  2 ns,  $t_{f} \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V}$ AND 3.3 V $\pm$ 0.3 V



- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50~\Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpl 7 and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms