



# 4-Bit Up/Down Binary Counter With Clear

ELECTRICALLY TESTED PER:  
MIL-M-38510/31508

The 54LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load ( $\overline{PL}$ ) and the Master Reset (MR) inputs asynchronously override the clocks.

- Low Power . . . 95 mW Typical Dissipation
- High-Speed . . . 40 MHz Typical Count Frequency
- Synchronous Counting
- Asynchronous Master Reset and Parallel Load
- Cascading Circuitry Internally Provided
- Input Clamp Diodes Limit High-Speed Termination Effects

**Military 54LS193**




**AVAILABLE AS:**

- 1) JAN: JM38510/31508BXA
- 2) SMD: 7600601
- 3) 883: 54LS193/BXAJC

**X = CASE OUTLINE AS FOLLOWS:**  
PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2

**THE LETTER "M" APPEARS BEFORE THE / ON LCC.**

Pin Names	Loading (Note a)	Loading (Note a)	
		HIGH	LOW
CP <sub>U</sub>	Count UP Clock Pulse Input	0.5 U.L.	0.25 U.L.
CP <sub>D</sub>	Count Down Clock	0.5 U.L.	0.25 U.L.
MR	Pulse Input Asynchronous Master Reset	0.5 U.L.	0.25 U.L.
$\overline{PL}$	(Clear) Input Asynchronous Parallel Load	0.5 U.L.	0.25 U.L.
P <sub>n</sub>	(Active LOW) Input	0.5 U.L.	0.25 U.L.
Q <sub>n</sub>	Parallel Data Inputs	10 U.L.	5(2.5) U.L.
$\overline{TC}_D$	Flip-Flop Outputs (Note b)	10 U.L.	5(2.5) U.L.
$\overline{TC}_U$	Terminal Count Down (Borrow) Output (Note b) Terminal Count Up (Carry) Output (Note b)	10 U.L.	5(2.5) U.L.



**LS193 LOGIC EQUATIONS FOR TERMINAL COUNT**  
 $\overline{TC}_U = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot \overline{CP}_U$   
 $\overline{TC}_D = Q_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3 \cdot \overline{CP}_D$

FUNCT.	PIN ASSIGNMENTS			
	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
P <sub>1</sub>	1	1	2	VCC
Q <sub>1</sub>	2	2	3	VCC
Q <sub>0</sub>	3	3	4	VCC
CP <sub>D</sub>	4	4	5	VCC
CP <sub>U</sub>	5	5	7	VCC
Q <sub>2</sub>	6	6	8	VCC
Q <sub>3</sub>	7	7	9	VCC
GND	8	8	10	GND
P <sub>3</sub>	9	9	12	VCC
P <sub>2</sub>	10	10	13	VCC
$\overline{PL}$	11	11	14	GND
$\overline{TC}_U$	12	12	15	OPEN
$\overline{TC}_D$	13	13	17	VCC
MR	14	14	18	GND
P <sub>0</sub>	15	15	19	VCC
VCC	16	16	20	VCC

**BURN-IN CONDITIONS:**  
VCC = 5.0 V MIN/6.0 V MAX


MODE SELECT TABLE				
MR	$\overline{PL}$	CP <sub>U</sub>	CP <sub>D</sub>	MODE
H	X	X	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	H	H	H	No Change
L	H	⌋	H	Count Up
L	H	H	⌋	Count Down

L = LOW Voltage Level  
H = HIGH Voltage Level  
X = Don't Care  
⌋ = LOW-to-HIGH Clock Transition




54LS193

AC TEST CIRCUIT




5

WAVEFORMS




REFERENCE NOTES ON PAGE 5-271

CLEAR SWITCHING VOLTAGE WAVEFORM



SERIAL LOADED VOLTAGE WAVEFORMS



NOTES:

1. The load and count pulse generators have the following characteristics:  $V_{gen} = 3.0\text{ V}$ ,  $t_p = 0.5\ \mu\text{s}$ ,  $t_r \leq 15\ \text{ns}$ ,  $t_f \leq 6.0\ \text{ns}$  between 0.7 V and 2.7 V and  $PRR \leq 1.0\ \text{MHz}$ ,  $Z_{OUT} = 50\ \Omega$ .
2. All diodes are 1N3064, or equivalent.
3.  $C_L = 50\ \text{pF} \pm 10\%$  (including jig and probe capacitance).
4. Voltage values are with respect to ground terminal.
5.  $f_{MAX}$ :  $t_r = t_f \leq 6.0\ \text{ns}$ .
6. The clear pulse generator has the following characteristics:  
 $V_{gen} = 3.0\ \text{V}$ ,  $t_r \leq 15\ \text{ns}$ ,  $t_f \leq 6.0\ \text{ns}$  between 0.7 V and 2.7 V,  
 $t_w(\text{clear}) = 20\ \text{ns}$ .
7.  $R_L = 2.0\ \text{k}\Omega \pm 5.0\%$ .

54LS193

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -0.4 mA, V <sub>IN</sub> = 2.0 V, other inputs are open, MR & PL = 0.7 V.
V <sub>OL</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA, V <sub>IN</sub> = 0.7 V, other inputs are open, P <sub>0</sub> , P <sub>3</sub> & MR = 0.7 V or 2.0 V.
V <sub>IC</sub>	Input Clamping Voltage		-1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other inputs are open, MR & PL = 5.5 V or 2.7 V.
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V, other inputs are open.
I <sub>IL</sub>	Logical "0" Input Current	-120	-360	-120	-360	-120	-360	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V, PL & MR = GND, other inputs are open.
I <sub>IL</sub>	Logical "0" Input Current	-120	-360	-120	-360	-120	-360	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V (PL), other inputs are open.
I <sub>IL</sub>	Logical "0" Input Current	-120	-360	-120	-360	-120	-360	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V (TC & MR), other inputs are open.
I <sub>OS</sub>	Output Short Circuit Current	-15	-100	-15	-100	-15	-100	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V, other inputs are open, V <sub>OUT</sub> = GND.
I <sub>CC</sub>	Power Supply Current Off		34		34		34	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND (PL & MR), other inputs are open.
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 4.5 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.5 V.

5

## 54LS193

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL10</sub> t <sub>PHL10</sub>	Propagation Delay /Data-Output P <sub>L</sub> to Q Outputs	3.0 —	45 40	3.0 —	63 58	3.0 —	63 58	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PLH8</sub> t <sub>PLH8</sub>	Propagation Delay /Data-Output P <sub>L</sub> to Q Outputs	3.0 —	45 40	3.0 —	63 58	3.0 —	63 58	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PHL11</sub> t <sub>PHL11</sub>	Propagation Delay C <sub>PD</sub> or C <sub>PU</sub> to Q Outputs	3.0 —	52 47	3.0 —	73 68	3.0 —	73 68	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PLH9</sub> t <sub>PLH9</sub>	Propagation Delay C <sub>PD</sub> or C <sub>PU</sub> to Q Outputs	3.0 —	43 38	3.0 —	60 55	3.0 —	60 55	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PHL12</sub> t <sub>PHL12</sub>	Propagation Delay MR (Clear) to Q Outputs	3.0 —	40 35	3.0 —	56 51	3.0 —	56 51	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
f <sub>MAX</sub>	Input Clock Frequency	22		22		22		MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ.
f <sub>MAX</sub>	Input Clock Frequency	25						MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.

**NOTE:**

- The limit specified for C<sub>L</sub> = 15 pF are guaranteed but not tested.