

TM124BBK32, TM124BBK32S 1048576 BY 32-BIT
 TM248CBK32, TM248CBK32S 2097152 BY 32-BIT
 DYNAMIC RAM MODULE

SMMS132D – JANUARY 1991 – REVISED JUNE 1995

- **Organization**
 TM124BBK32 . . . 1 048 576 × 32
 TM248CBK32 . . . 2 097 152 × 32
- **Single 5-V Power Supply (±10 % Tolerance)**
- **72-pin Single In-Line Memory Module (SIMM) for Use With Sockets**
- **TM124BBK32-Utilizes Eight 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages**
- **TM248CBK32-Utilizes Sixteen 4-Megabit DRAMs in Plastic Small-Outline J-Lead (SOJ) Packages**
- **Distributed Refresh Period**
 16 ms (1024 Cycles)
- **All Inputs, Outputs, Clocks Fully TTL Compatible**
- **3-State Output**
- **Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines, In Four Blocks**
- **Presence Detect**

● **Performance Ranges:**

| | ACCESS TIME | ACCESS TIME | READ OR WRITE CYCLE (MIN) |
|---------------|------------------|------------------|---------------------------|
| | t _{RAC} | t _{CAC} | |
| | (MAX) | (MAX) | (MIN) |
| TM124BBK32-60 | 60 ns | 15 ns | 110 ns |
| TM124BBK32-70 | 70 ns | 18 ns | 130 ns |
| TM124BBK32-80 | 80 ns | 20 ns | 150 ns |
| TM248CBK32-60 | 60 ns | 15 ns | 110 ns |
| TM248CBK32-70 | 70 ns | 18 ns | 130 ns |
| TM248CBK32-80 | 80 ns | 20 ns | 150 ns |

- **Low Power Dissipation**
- **Operating Free-Air-Temperature Range**
 0°C to 70°C
- **Gold-Tabbed Versions Available:†**
 - TM124BBK32
 - TM248CBK32
- **Tin-Lead (Solder) Tabbed Versions Available:**
 - TM124BBK32S
 - TM248CBK32S

description

TM124BBK32

The TM124BBK32 is a dynamic random-access memory (DRAM) organized as four times 1048576 × 8 in a 72-pin leadless single in-line memory module (SIMM). The SIMM is composed of eight TMS44400, 1048576 × 4-bit DRAMs, each in 20/26-lead plastic SOJ packages, mounted on a substrate together with decoupling capacitors. Each TMS44400 is described in the TMS44400 data sheet.

The TM124BBK32 is available in the single-sided BK leadless module for use with sockets.

The TM124BBK32 features $\overline{\text{RAS}}$ access times of 60 ns, 70 ns and 80 ns. This device is rated for operation from 0°C to 70°C

TM248CBK32

The TM248CBK32 is a dynamic random-access memory organized as four times 2097152 × 8 in a 72-pin leadless SIMM. The SIMM is composed of sixteen TMS44400, 1048576 × 4-bit dynamic RAMs, each in 20/26-lead plastic SOJ packages SOJs, mounted on a substrate together with decoupling capacitors. Each TMS44400 is described in the TMS44400 data sheet.

The TM248CBK32 is available in the double-sided BK leadless module for use with sockets.

The TM248CBK32 features $\overline{\text{RAS}}$ access times of 60 ns, 70 ns and 80 ns. This device is rated for operation from 0°C to 70°C

operation

TM124BBK32

The TM124BBK32 operates as eight TMS44400DJs connected as shown in the functional block diagram. Refer to the TMS44400 data sheet for details of operation. The common I/O feature of the TM124BBK32 dictates the use of early write cycles to prevent contention on D and Q.

† Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



TM124BBK32, TM124BBK32S 1048576 BY 32-BIT
TM248CBK32, TM248CBK32S 2097152 BY 32-BIT
DYNAMIC RAM MODULE

SMMS132D – JANUARY 1991 – REVISED JUNE 1995

TM248CBK32

The TM248CBK32 operates as sixteen TMS44400DJs connected as shown in the functional block diagram. Refer to the TMS44400 data sheet for details of operation. The common I/O feature of the TM248CBK32 dictates the use of early write cycles to prevent contention on D and Q.

refresh

Refresh period is extended to 16 ms and, during this period, each of the 1024 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. A0-A9 address lines must be refreshed every 16 ms as required by the TMS44400 DRAM. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

single in-line memory module and components

PC substrate: $1,27 \pm 0,1$ mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for TM124BBK32 AND TM248CBK32: Nickel plate and gold plate over copper.


Contact area for TM124BBK32S AND TM248CBK32S: Nickel plate and tin-lead over copper.



TM124BBK32, TM124BBK32S 1048576 BY 32-BIT
 TM248CBK32, TM248CBK32S 2097152 BY 32-BIT
 DYNAMIC RAM MODULE

SMMS132D – JANUARY 1991 – REVISED JUNE 1995

**BK SINGLE IN-LINE MEMORY MODULE
 (TOP VIEW)**



**TM124BBK32T
 (SIDE VIEW)**



**TM248CBK32T
 (SIDE VIEW)**



PIN NOMENCLATURE

| | |
|-----------------|-----------------------|
| A0–A9 | Address Inputs |
| CAS0–CAS3 | Column-Address Strobe |
| DQ0–DQ31 | Data In/Data Out |
| NC | No Connection |
| PD1–PD4 | Presence Detects |
| RAS0–RAS3 | Row-Address Strobe |
| V _{CC} | 5-V Supply |
| V _{SS} | Ground |
| W | Write Enable |


PRESENCE DETECT

| SIGNAL (PIN) | PRESENCE DETECT | | | | |
|--------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| | PD1 (67) | PD2 (68) | PD3 (69) | PD4 (70) | |
| TM124BBK32 | 80 ns | V _{SS} | V _{SS} | NC | V _{SS} |
| | 70 ns | V _{SS} | V _{SS} | V _{SS} | NC |
| | 60 ns | V _{SS} | V _{SS} | NC | NC |
| TM248CBK32 | 80 ns | NC | NC | NC | V _{SS} |
| | 70 ns | NC | NC | V _{SS} | NC |
| | 60 ns | NC | NC | NC | NC |


† The packages shown here are not drawn to scale.

TM124BBK32, TM124BBK32S 1048576 BY 32-BIT
TM248CBK32, TM248CBK32S 2097152 BY 32-BIT
DYNAMIC RAM MODULE
SM5S132D - JANUARY 1991 - REVISED JUNE 1995

functional block diagram (for TM124BBK32 and TM248CBK32, Side 1)



functional block diagram (for TM248CBK32, Side 2)



TM124BBK32, TM124BBK32S 1048576 BY 32-BIT
TM248CBK32, TM248CBK32S 2097152 BY 32-BIT
DYNAMIC RAM MODULE

SMMS132D – JANUARY 1991 – REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|--|-----------------|
| Voltage range on any pin (see Note 1) | – 1 V to 7 V |
| Voltage range on V _{CC} (see Note 1) | – 1 V to 7 V |
| Short-circuit output current | 50 mA |
| Power dissipation | 8 W |
| Operating free-air temperature range, T _A | 0°C to 70°C |
| Storage temperature range, T _{stg} | – 55°C to 125°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS}.

recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|--|-----|-----|-----|------|
| V _{CC} Supply voltage | 4.5 | 5 | 5.5 | V |
| V _{IH} High-level input voltage | 2.4 | | 6.5 | V |
| V _{IL} Low-level input voltage (see Note 2) | – 1 | | 0.8 | V |
| T _A Operating free-air temperature | 0 | | 70 | °C |

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | '124BBK32-60 | | '124BBK32-70 | | '124BBK32-80 | | UNIT |
|---|--|--------------|-----|--------------|-----|--------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| V _{OH} High-level output voltage | I _{OH} = – 5 mA | 2.4 | | 2.4 | | 2.4 | | V |
| V _{OL} Low-level output voltage | I _{OL} = 4.2 mA | | 0.4 | | 0.4 | | 0.4 | V |
| I _I Input current (leakage) | V _{CC} = 5 V, V _I = 0 V to 6.5 V, All other pins = 0 V to V _{CC} | | ±10 | | ±10 | | ±10 | µA |
| I _O Output current (leakage) | V _{CC} = 5.5 V, V _O = 0 V to V _{CC} , CAS high | | ±10 | | ±10 | | ±10 | µA |
| I _{CC1} Read- or write-cycle current (see Note 3) | V _{CC} = 5.5 V, Minimum cycle | | 840 | | 720 | | 640 | mA |
| I _{CC2} Standby current | After 1 memory cycle, RAS and CAS high, V _{IH} = 2.4 V (TTL) | | 16 | | 16 | | 16 | mA |
| | After 1 memory cycle, RAS and CAS high, V _{IH} = V _{CC} – 0.2 V (CMOS) | | 8 | | 8 | | 8 | |
| I _{CC3} Average refresh current (RAS only or CBR) (see Note 3) | V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR) | | 840 | | 720 | | 640 | mA |
| I _{CC4} Average page current (see Note 4) | V _{CC} = 5.5 V, t _{PC} = minimum, RAS low, CAS cycling | | 720 | | 640 | | 560 | mA |

NOTES: 3. Measured with a maximum of one address change while $\overline{\text{RAS}} = V_{IL}$

4. Measured with a maximum of one address change while $\overline{\text{CAS}} = V_{IH}$



TM124BBK32, TM124BBK32S 1048576 BY 32-BIT
 TM248CBK32, TM248CBK32S 2097152 BY 32-BIT
 DYNAMIC RAM MODULE

SMMS132D – JANUARY 1991 – REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | '248CBK32-60 | | '248CBK32-70 | | '248CBK32-80 | | UNIT |
|---|--|--------------|------|--------------|------|--------------|------|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| V _{OH} High-level output voltage | I _{OH} = -5 mA | 2.4 | | 2.4 | | 2.4 | | V |
| V _{OL} Low-level output voltage | I _{OL} = 4.2 mA | | 0.4 | | 0.4 | | 0.4 | V |
| I _I Input current (leakage) | V _{CC} = 5 V, V _I = 0 V to 6.5 V, All other pins = 0 V to V _{CC} | | ±20 | | ±20 | | ±20 | µA |
| I _O Output current (leakage) | V _{CC} = 5.5 V, V _O = 0 V to V _{CC} , CAS high | | ±20 | | ±20 | | ±20 | µA |
| I _{CC1} Read- or write-cycle current (see Note 3) | V _{CC} = 5.5 V, Minimum cycle | | 856 | | 736 | | 656 | mA |
| I _{CC2} Standby current | After 1 memory cycle, RAS and CAS high, V _{IH} = 2.4 V (TTL) | | 32 | | 32 | | 32 | mA |
| | After 1 memory cycle, RAS and CAS high, V _{IH} = V _{CC} - 0.2 V (CMOS) | | 16 | | 16 | | 16 | |
| I _{CC3} Average refresh current (RAS only or CBR) (see Note 3) | V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR) | | 1680 | | 1440 | | 1280 | mA |
| I _{CC4} Average page current (see Note 4) | V _{CC} = 5.5 V, t _{PC} = minimum, RAS low, CAS cycling | | 736 | | 656 | | 576 | mA |

NOTES: 3. Measured with a maximum of one address change while RAS = V_{IL}
 4. Measured with a maximum of one address change while CAS = V_{IH}

capacitance over recommended ranges of supply voltage and operating free-air temperature f = 1 MHz (see Note 5)

| | | '124BBK32 | | '248CBK32 | | UNIT |
|---|--|-----------|-----|-----------|-----|------|
| | | MIN | MAX | MIN | MAX | |
| C _{i(A)} Input capacitance, address inputs | | | 40 | | 80 | pF |
| C _{i(R)} Input capacitance, RAS | | | 28 | | 28 | pF |
| C _{i(C)} Input capacitance, CAS | | | 14 | | 28 | pF |
| C _{i(W)} Input capacitance, W | | | 56 | | 112 | pF |
| C _{o(DQ)} Output capacitance on DQ pins | | | 7 | | 14 | pF |

NOTE 5: V_{CC} = 5 V ± 0.5 V and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

| PARAMETER | | '124BBK32-60 | | '124BBK32-70 | | '124BBK32-80 | | UNIT |
|--|--|--------------|-----|--------------|-----|--------------|-----|------|
| | | '248CBK32-60 | | '248CBK32-70 | | '248CBK32-80 | | |
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{AA} Access time from column-address | | | 30 | | 35 | | 40 | ns |
| t _{CAC} Access time from CAS low | | | 15 | | 18 | | 20 | ns |
| t _{CPA} Access time from column precharge | | | 35 | | 40 | | 45 | ns |
| t _{RAC} Access time from RAS low | | | 60 | | 70 | | 80 | ns |
| t _{CLZ} CAS to output in low Z | | 0 | | 0 | | 0 | | ns |
| t _{OFF} Output disable time after CAS high (see Note 6) | | 0 | 15 | 0 | 18 | 0 | 20 | ns |

NOTE 6: t_{OFF} is specified when the output is no longer driven.



TM124BBK32, TM124BBK32S 1048576 BY 32-BIT
TM248CBK32, TM248CBK32S 2097152 BY 32-BIT
DYNAMIC RAM MODULE

SMMS132D – JANUARY 1991 – REVISED JUNE 1995

timing requirements over recommended range of supply voltage and operating free-air temperature

| | | '124BBK32-60 '248CBK32-60 | | '124BBK32-70 '248CBK32-70 | | '124BBK32-80 '248CBK32-80 | | UNIT |
|-------------------|--|------------------------------|---------|------------------------------|---------|------------------------------|---------|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{RC} | Cycle time, random read or write (see Note 7) | 110 | | 130 | | 150 | | ns |
| t _{PC} | Cycle time, page-mode read or write (see Note 8) | 40 | | 45 | | 50 | | ns |
| t _{CP} | Pulse duration, $\overline{\text{CAS}}$ high | 10 | | 10 | | 10 | | ns |
| t _{CAS} | Pulse duration, $\overline{\text{CAS}}$ low | 15 | 10 000 | 18 | 10 000 | 20 | 10 000 | ns |
| t _{RP} | Pulse duration, $\overline{\text{RAS}}$ high (precharge) | 40 | | 50 | | 60 | | ns |
| t _{RASP} | Pulse duration, page mode, $\overline{\text{RAS}}$ low | 60 | 100 000 | 70 | 100 000 | 80 | 100 000 | ns |
| t _{RAS} | Pulse duration, nonpage mode, $\overline{\text{RAS}}$ low | 60 | 10 000 | 70 | 10 000 | 80 | 10 000 | ns |
| t _{WP} | Pulse duration, write | 15 | | 15 | | 15 | | ns |
| t _{ASC} | Setup time, column address before $\overline{\text{CAS}}$ low | 0 | | 0 | | 0 | | ns |
| t _{ASR} | Setup time, row address before $\overline{\text{RAS}}$ low | 0 | | 0 | | 0 | | ns |
| t _{DS} | Setup time, data | 0 | | 0 | | 0 | | ns |
| t _{RCS} | Setup time, read before $\overline{\text{CAS}}$ low | 0 | | 0 | | 0 | | ns |
| t _{WCS} | Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ low | 0 | | 0 | | 0 | | ns |
| t _{WSR} | Setup time, $\overline{\text{W}}$ high (CBR refresh only) | 10 | | 10 | | 10 | | ns |
| t _{CWL} | Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ high | 15 | | 18 | | 20 | | ns |
| t _{RWL} | Setup time, $\overline{\text{W}}$ low before $\overline{\text{RAS}}$ high | 15 | | 18 | | 20 | | ns |
| t _{WTS} | Setup time, $\overline{\text{W}}$ low (test mode only) | 10 | | 10 | | 10 | | ns |
| t _{CAH} | Hold time, column address after $\overline{\text{CAS}}$ low | 10 | | 15 | | 15 | | ns |
| t _{RAH} | Hold time, row address after $\overline{\text{RAS}}$ low | 10 | | 10 | | 10 | | ns |
| t _{AR} | Hold time, column address after $\overline{\text{RAS}}$ low (see Note 9) | 50 | | 55 | | 60 | | ns |
| t _{DHR} | Hold time, data after $\overline{\text{RAS}}$ low (see Note 9) | 50 | | 55 | | 60 | | ns |
| t _{DH} | Hold time, data | 10 | | 15 | | 15 | | ns |
| t _{RCH} | Hold time, read after $\overline{\text{CAS}}$ high (see Note 10) | 0 | | 0 | | 0 | | ns |
| t _{RRH} | Hold time, read after $\overline{\text{RAS}}$ high (see Note 10) | 0 | | 0 | | 0 | | ns |
| t _{WCH} | Hold time, write after $\overline{\text{CAS}}$ low | 15 | | 15 | | 15 | | ns |
| t _{WHR} | Hold time, $\overline{\text{W}}$ high (CBR refresh only) | 10 | | 10 | | 10 | | ns |
| t _{WCR} | Hold time, write after $\overline{\text{RAS}}$ low | 50 | | 55 | | 60 | | ns |
| t _{WTH} | Hold time, $\overline{\text{W}}$ low (test mode only) | 10 | | 10 | | 10 | | ns |
| t _{CSH} | Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high | 60 | | 70 | | 80 | | ns |
| t _{CRP} | Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low | 0 | | 0 | | 0 | | ns |
| t _{RCD} | Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 11) | 20 | 45 | 20 | 52 | 20 | 60 | ns |
| t _{CHR} | Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (CBR refresh only) | 15 | | 15 | | 20 | | ns |
| t _{CSR} | Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (CBR refresh only) | 10 | | 10 | | 10 | | ns |
| t _{RAD} | Delay time, $\overline{\text{RAS}}$ low to column address (see Note 11) | 15 | 30 | 15 | 35 | 15 | 40 | ns |
| t _{RAL} | Delay time, column address to $\overline{\text{RAS}}$ high | 30 | | 35 | | 40 | | ns |

- NOTES: 7. All cycle times assume $t_T = 5$ ns.
8. To assure t_{PLmin} , t_{ASC} should be ≥ 5 ns.
9. The minimum value is measured when t_{RCD} is set to t_{RCD} min as a reference.
10. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
11. Maximum value specified only to assure access time.




**TM124BBK32, TM124BBK32S 1048576 BY 32-BIT
TM248CBK32, TM248CBK32S 2097152 BY 32-BIT
DYNAMIC RAM MODULE**

SMMS132D – JANUARY 1991 – REVISED JUNE 1995

timing requirements over recommended range of supply voltage and operating free-air temperature (concluded)

| | | '124BBK32-60 '248CBK32-60 | | '124BBK32-70 '248CBK32-70 | | '124BBK32-80 '248CBK32-80 | | UNIT |
|-------------------|--|------------------------------|-----|------------------------------|-----|------------------------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{CAL} | Delay time, column address to $\overline{\text{CAS}}$ high | 30 | | 35 | | 40 | | ns |
| t _{RPC} | Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low (CBR refresh only) | 0 | | 0 | | 0 | | ns |
| t _{RSH} | Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high | 15 | | 18 | | 20 | | ns |
| t _{TAA} | Access time from address (test mode) | 35 | | 40 | | 45 | | ns |
| t _{TRAC} | Access time from $\overline{\text{RAS}}$ (test mode) | 65 | | 75 | | 85 | | ns |
| t _{TCPA} | Access time from column precharge (test mode) | 40 | | 45 | | 50 | | ns |
| t _{REF} | Refresh time interval | | 16 | | 16 | | 16 | ms |
| t _T | Transition time | 2 | 50 | 2 | 50 | 2 | 50 | ns |

device symbolization (TM124BBK32 illustrated)



YY = Year Code
MM = Month Code
T = Assembly Site Code
-SS = Speed Code

NOTE: Location of symbolization may vary.

**TM124BBK32, TM124BBK32S 1048576 BY 32-BIT
TM248CBK32, TM248CBK32S 2097152 BY 32-BIT
DYNAMIC RAM MODULE**

SMMS132D – JANUARY 1991 – REVISED JUNE 1995



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.