

# TSB43AA82, TSB43AA82I (iSphynx II)

1394 Integrated PHY and Link-Layer Controller for SBP-2 Products and DPP Products

## Data Manual

December 2003 MSDS 1394

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303, Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated

## **Contents**

Se	ection	Title	Page
1	Introd	luction	1–1
	1.1	Features	1–1
	1.2	Description	1–2
	1.3	Terminal Assignments	1–3
	1.4	Terminal Functions	1–4
		1.4.1 DMA/Bulky Data Interface	1–4
		1.4.2 Microcontroller/Microprocessor Signals	1–5
		1.4.3 Physical Layer	1–5
		1.4.4 Test Interface	1–6
		1.4.5 Power Supplies	1–7
		1.4.6 Miscellaneous	1–7
	1.5	Terminal Assignments for TSB43AA82	1–8
		1.5.1 144-Terminal PGE Package	1–8
		1.5.2 176-Terminal GGW Package	1–9
		1.5.3 179-Terminal GHH Package	1–10
2	Archi	tecture	2–1
	2.1	Host I/F	2–2
	2.2	DMA I/F (Bulky Data I/F)	2–2
	2.3	Configuration Register (CFR)	2–2
	2.4	Fast ORB Exchanger (FOX)	2–2
	2.5	Auto Response (AR)	2–2
	2.6	Transaction Timer/Manager (TrMgr)	2–2
	2.7	Packet Distributor	2–3
	2.8	Packetizer	2–3
	2.9	Configuration ROM	2–3
	2.10	Link Core	2–3
	2.11	PHY (and PHY Interface)	2–3
	2.12	FIFOs	2–3
	2.13	Example System Block Diagrams	2–4
		2.13.1 Asynchronous Mode With Separate Microcontroller and DMA Bus	2–4
		2.13.2 SCSI Mode With Shared Microcontroller and DMA Bus	2–5
3	Confi	guration Register (CFR)	3–1
	3.1	Addressing	3–1
	3.2	Data Bit/Byte Order	3–1
	3.3	Write/Read Access	3–6
	3.4	CFR Definitions	

3.4.1	Version/Revision Register at 00h	3–6
3.4.2	Miscellaneous Register at 04h	3–7
3.4.3	Control Register at 08h	3–8
3.4.4	Interrupt/Interrupt Mask Registers at 0Ch/10h	3–9
3.4.5	Cycle Timer Register at 14h	3-10
3.4.6	Diagnostics Register at 18h	3–10
3.4.7	Reserved at 1Ch	3–11
3.4.8	PHY Access Register at 20h	3–11
3.4.9	Bus Reset Register at 24h	3–11
3.4.10	Time Limit Register at 28h	3–12
3.4.11	ATF Status Register at 2Ch	3–12
3.4.12	ARF Status Register at 30h	3–13
3.4.13	MTQ Status Register at 34h	3–13
3.4.14	MRF Status Register at 38h	3–14
3.4.15	CTQ Status Register at 3Ch	
3.4.16	CRF Status Register at 40h	3–15
3.4.17	ORB Fetch Control Register at 44h	
3.4.18	Management Agent Register at 48h	
3.4.19	Command Agent Register at 4Ch	
3.4.20	Agent Control Register at 50h	3–17
3.4.21	ORB Pointer Register 1 at 54h	
3.4.22	ORB Pointer Register 2 at 58h	
3.4.23	Agent Status Register at 5Ch	
3.4.24	Transaction Timer Control Register at 60h	
3.4.25	Transaction Timer Status Registers at 64h, 68h, 6Ch	3–21
3.4.26	Write-First, Write-Continue, and Write-Update Registers at 70h, 74h, 78h	
3.4.27	Reserved at 7Ch	
3.4.28	ARF, MRF, and CRF Data Read Registers at 80h, 84h, 88h	
3.4.29	Configuration ROM Control Register at 8Ch	
3.4.30	DMA Control Register at 90h	
3.4.31	Bulky Interface Control Register at 94h	
3.4.32	DTF/DRF and DTF/DRF Page Table Size Register at 98h	
3.4.33	DTF/DRF Available Register at 9Ch	
3.4.34	DTF/DRF Available Register at 90n	
3.4.35	DTF First and Continue Register at A4h	
3.4.36	DTF Update Register at A8h	
3.4.37	DRF Data Read Register at ACh	
3.4.38 3.4.39	DTF Control Registers at 60h, B4h, B8h, and BCh	3-21
	DRF Control Registers at C0h, C4h, C8h, and CCh (DRPktz at 90h = 0)—Direct	3–29
3.4.40	DRF Control Registers at C0h, C4h, C8h, and CCh (DRPktz at 90h = 1)—Packetizer	3-30

		3.4.41	DRF Header Registers at D0h, D4h, D8h, and DCh	
		3.4.42	DRF Trailer Register at E0h	
		3.4.43	DTF/DRF Page Count Register at E4h	3–32
		3.4.44	DTx Write Request Header Registers at E8h, ECh, F0h, and F4h (DhdSel at 90h = 00b)	3-33
		3.4.45	DTx Packetizer Status Registers at E8h, ECh, F0h, and F4h (DhdSel at 90h = 01b)	3-34
		3.4.46	DRx Read Request Header Registers at E8h, ECh, F0h, and F4h (DhdSel at 90h = 10b)	3–35
		3.4.47	DRx Packetizer Status Registers at E8h, ECh, F0h, and F4h (DhdSel at 90h = 11b)	
		3.4.48	Log/ROM Control Register at F8h	
		3.4.49	Log ROM Data Register at FCh	
4	Async	hronous	Command FIFOs	
	4.1	Sizes of	Asynchronous Command FIFOs (total 378 quadlets)	4–1
		4.1.1	MTQ/MRF	4–1
		4.1.2	CTQ/CRF	4–1
		4.1.3	ATF/ARF	4–1
	4.2	Asynchro	onous Command Transmit and Receive Data Formats	4-2
		4.2.1	tLabel/tCode Management for Packet Transmission	4-2
		4.2.2	Reserved tLabel	4-2
		4.2.3	Exception to the Rule	4–3
	4.3	Asynchro	onous Transmit FIFO (ATF)	4–3
		4.3.1	Generic Quadlet and Block Transmit	
		4.3.2	PHY Packet Common Format	4–4
	4.4	Asynchro	onous Receive FIFO (ARF)	4–7
		4.4.1	Generic Quadlet and Block Receive	4–7
	4.5	Manager	ment and Command FIFOs (MTQ/CTQ and MRF/CRF)	4-9
		4.5.1	MTQ/CTQ Format	4-9
		4.5.2	MRF/CRF Short Format	4-10
		4.5.3	MRF/CRF Long Format	4-10
5	Config	ROM and	d LOG FIFOs (Total 126 Quadlets)	5–1
	5.1	Setting th	ne ConfigROM and LOG FIFO Size	5–1
	5.2	Configura	ation ROM Setup	5–1
	5.3	Transact	ion LOG	5-2
6	Transa	action Tir	mer/Manager (TrMgr)	6–1
	6.1	Confirm	Transaction End	6–1
	6.2	Confirm	End State	6–1
	6.3	Confirm	Status of Ongoing Transaction	6–1
	6.4		ansaction	6–2
7	Fast C	RB Exch	anger (FOX)	7–1
	7.1	Commar	nd ORB Auto-Fetch Agent	7–1
		7.1.1	Internal Agent Operation for Initiator	7–1
		7.1.2	Internal Agent Transaction for Write Request	7_2
			From Initiator	/_'/

		7.1.3	Internal Agent Transaction for Read Request From Initiator	7–3
		7.1.4	Controlling Command ORB Fetch Request	7–3
		7.1.5	Agent Behavior to DOORBELL Register Write	7–3
	7.2	Manager	ment Transactions	7–3
		7.2.1	Typical ORB Management ORB Fetch Command Operation	7–4
		7.2.2	Login	7–4
		7.2.3	Logout	7–6
	7.3	SBP-2 Li	nked Command ORBs	7–7
		7.3.1	Typical Command ORB Fetch Command Operation	7–7
		7.3.2	SBP-2/Linked Command ORB Procedure	7–7
8	<b>BD FIF</b>	Os (Tota	l 1182 Quadlets)	8–1
	8.1	Setting th	ne BD FIFO Size	8–1
		8.1.1	DTF	8–1
		8.1.2	DRF	8–1
	8.2	DTF/DRF	F Packet Format	8–1
		8.2.1	DRF Packet Format	8–1
		8.2.2	DTF Packet Format	8–2
	8.3	Status Bl	lock Setup	8–3
	8.4	DMA Op	eration	8–4
		8.4.1	Packet Transmission by DTF	8–4
		8.4.2	Packet Receipt With DRF	8–6
		8.4.3	Reading DRF Through the CFR	8–7
		8.4.4	Reading DRF Through the Bulky Interface	8–8
9	DMA I	nterface		9–1
	9.1	Mode Se	etting	9–1
		9.1.1	Setting Active Signal	9–2
	9.2	Synchror	nous Mode (Modes A, D, and G)	9–2
		9.2.1	Request Transmission (Memory "TSB43AA82) (Modes A, D, and G)	9–2
		9.2.2	Receiving Transmission (TSB43AA82 " Memory) (Modes A, D, and G)	9–3
		9.2.3	Timing Values (Modes A, D, and G)	9–4
	9.3	Asynchro	onous SCSI Mode (Modes E and H)	
		9.3.1	Request Transmission (Memory "TSB43AA82) (Modes E and H)	9–5
		9.3.2	Receiving Transmission (TSB43AA82 " Memory) (Modes E and H)	9–5
		9.3.3	Timing Values (Modes E and H)	9–6
	9.4	Asynchro	onous Handshake Mode (Modes B, C, and F)	9–11
		9.4.1	Request Transmission (Memory "TSB43AA82) (Modes B, C, and F)	
		9.4.2	Receiving Transmission (TSB43AA82 " Memory) (Modes B, C, and F)	9–11

		9.4.3 Timing Values (Modes B, C, and F)				
	9.5	ATAPI Mode (Mode G and Burst = 1)				
	9.6	Endianness				
	9.7	Clearing the DMA Interface Data				
	9.8	Resetting the DMA Interface				
	9.9	Suspending the BDIO Output				
10		Interface				
	10.1	Parallel Mode Specification				
	10.2	Multiplex Mode Specification				
11	PHY.		11–1			
	11.1	Description	11–1			
	11.2	PHY Internal Registers	11–2			
	11.3	Power-Class Programming	11–7			
12	<b>Applic</b>	ation Information	12–1			
	12.1	PHY Port Cable Connection	12–1			
	12.2	Crystal Selection	12–2			
	12.3	Bus Reset	12–3			
	12.4	Low-Power Mode	12–4			
	12.5	Power Down and Initialization				
	12.6	Power-Supply Sequence	12–5			
13	Packe	et Processing With CSR Addressing	13–1			
	13.1	Ack and Response Packet for Request Packet—CFR ErrResp and				
		StErPkt at 08h				
		13.1.1 RAM ROM				
		13.1.2 ARF ROM				
		13.1.3 Outside of Configuration ROM				
		13.1.4 Other				
14		ical Characteristics				
	14.1	Absolute Maximum Ratings Over Free-Air Temperature Range				
	14.2	Recommended Operating Conditions	14–1			
	14.3	Electrical Characteristics Over Recommended Ranges of				
		Operating Conditions				
		14.3.1 Device				
		14.3.2 Driver				
		14.3.3 Receiver				
	14.4	Switching Characteristics				
15	Mach	anical Data	15_1			

## **List of Illustrations**

Figui	re Title	Page
2–1	Functional Block Architecture	2–1
3–1	Automatically Creating an SBP-2 Compliant Request for a Block Packet	3–28
4–1	Generic Transmit Format of Packet With Quadlet Data	4–3
4–2	Generic Transmit Format of Packet With Block Data	4–3
4–3	PHY Packet Format	4–4
4–4	Link-On Packet	4–5
4–5	PING Packet	4–5
4–6	Remote Access Packet	4–6
4–7	Remote Command Packet	4–6
4–8	Resume Packet	4–7
4–9	Generic Receive Format of Packet With Quadlet Data	4–7
4–10	Generic Receive Format of Packet With Block Data	4–8
4–11	MTQ/CTQ Transmission Block Read Packet Format	4–9
4–12	2 MRF/CRF Receive Short Format (ORB)	4–10
4–13	3 MRF/CRF Receive Long Format (ORB)	4–10
5–1	Example ConfigROM Base Structure (Reference SBP-2 Draft)	5–1
5–2	Config ROM Setup	5–2
7–1	Command Agent Registers	7–1
7–2	Typical Login Process	7–5
7–3	Typical Management ORB Transaction	7–6
	Logout Process	
7–5	Typical Link Fetch	7–8
	SUSPENDED and DOORBELL Request by Dummy ORB	
	UNSOLICITED_STATUS_ENABLE	
8–1	DRF Block-Receive Packet Format	8–1
8–2	DTF Packet Format With Block Data	8–3
8–3	Status Block Format	8–3
9–1	Synchronous Mode	9–4
	SCSI Handshake Mode	9–6
	SCSI Burst Mode Write (1)	9–7
	SCSI Burst Mode Write (2)	9–8
9–5	SCSI Burst Mode Write (3)	9-9

9–6 SCSI Burst Mode Write (4)	9–10
9–7 Asynchronous Mode	9–11
9–8 Asynchronous Handshake Mode Write	9–12
9–9 Asynchronous Handshake Mode Read	9–12
9–10 Asynchronous Burst Mode Write	
9–11 Asynchronous Burst Mode Read	9–13
9–12 ATAPI Initiate (Read)	
9–13 ATAPI Read	
9–14 ATAPI Terminate (Read)	9–14
9–15 ATAPI Initiate (Write)	
9–16 ATAPI Write	
9–17 ATAPI Terminate (Write)	
10–1 Parallel Mode Read/Write Cycle	
10–2 Multiplex (MUX) Mode Read/Write Cycle	
12–1 TP Cable Connections	
12–2 Nonisolated Outer Shield Termination for 6-Pin Connector	
12–3 Nonisolated Outer Shield Termination for 4-Pin Connector	12–2
12–4 Load Capacitance for the TSB43AA82 PHY Portion	
12–5 Recommended Crystal and Capacitor Layout	
12–6 Initialization Sequence	
12–7 Power-Up Sequence	
12–8 Power-Down Sequence	
List of Tables	
Table Title	Page
2–1 Address/Data	2–2
3–1 CFR Map	3–2
3–2 DTFCtl: DTF Packetizer Transmit Control	
	3–30
4–1 Block-Transmit Format Descriptions	4–4
4–2 PHY Packet Format Descriptions	4–5 4–5
4–3 Link-On Packet Descriptions	4–5 4–5
4–5 Remote Access Packet Descriptions	4–6
4–6 Remote Command Packet Descriptions	4–6
4–7 Resume Packet Descriptions	4–7
4–8 Generic Receive Format Descriptions	4–8
4–9 Block-Transmit Format Descriptions	4–9
4–10 MRF/CRF Format Descriptions	4–11

6–1	FIFO/Timer and Status Bit Combinations	6–2
7–1	Agent Transaction for Initiator Write Request	7–2
7–2	Command Agent Response—Successful Write	7–2
	Command Agent Error Response	7–2
7–4	Agent Transaction for Read Request From Initiator	7–3
	Doorbell Special Functions	7–3
8–1	DRF Block-Receive Format Descriptions	8–2
8–2	Block-Transmit Format Descriptions	8–3
8–3	Status-Block Format Descriptions	8–4
9–1	Modes of the Bulky Data Interface	9–1
	Synchronous Mode	9–4
9–3	SCSI Handshake Mode	9–6
9–4	SCSI Burst Mode Write (1)	9–7
9–5	SCSI Burst Mode Write (2)	9–8
9–6	SCSI Burst Mode Write (3)	9–9
9–7	SCSI Burst Mode Write (4)	9-10
9–8	Asynchronous Mode	9–11
9–9	Asynchronous Handshake Mode Write and Read	9-12
9-10	Asynchronous Burst Mode Write and Read	9-13
9-11	I ATAPI Mode	9–16
10-	1 Parallel Mode Read/Write Cycle	10-2
10-2	2 Multiplex Mode Read/Write Cycle	10-4
11-1	Base Register Configuration	11–2
11-2	2 Base Register Field Descriptions	11–3
11-3	Page-0 (Port Status) Register Configuration	11–5
11-4	4 Page-0 (Port Status) Register Field Descriptions	11–5
11-5	5 Page-1 (Vendor ID) Register Configuration	11-6
11-6	Page 1 (Vendor ID) Register Field Descriptions	11-6
11-7	Page-7 (Vendor-Dependent) Register Configuration	11-6
11-8	Page-7 (Vendor-Dependent) Register Field Descriptions	11-7
11-9	Power-Class Descriptions	11-7
12-	1 Reset Timing	12-5

#### 1 Introduction

#### 1.1 Features

- IEEE 1394a-2000 Compliant
- Single 3.3-V Supply
- Internal 1.8-V Circuit to Reduce Power Consumption
- Integrated 400-Mbps Two-Port Physical Layer (PHY)
- Internal Voltage Regulator
- IEEE 1394 Related Functions:
  - Automated Read Response for ConfigROM Register Access
  - Automated Single Retry Protocol and Split Transaction Control
- SBP-2 Related Functions:
  - Supports Four Initiators by Automated Transactions and More Can Be Supported Through Firmware.
  - Automated Management ORB Fetching
  - Automated Linked Command ORB Fetching
  - Automated PageTable Fetching
  - Automated Status Block Transmit
- Ability to Support Direct Print Protocol (DPP) Mode
- Data Transfers:
  - Auto Address Increment of Direct/Indirect Addressing on Data Transfer (Packetizer)
  - Automated Header Insert/Strip for DMA Data Transfers
  - 8-/16-Bit Asynchronous and Synchronous DMA I/F With Handshake and Burst Mode
  - Supports ATAPI (Ultra-DMA) Mode and SCSI Mode
  - 8-/16-Bit Data/Address Multiplex Microcontroller and 8-/16-Bit Separated Data/Address Bus
  - Three FIFO Configurations That Support High Performance for the DMA and for Command Exchanges

Asynchronous Command FIFO: 1512 Bytes Config ROM/LOG FIFO: 504 Bytes DMA FIFO: 4728 Bytes

- Multiple Package Options:
  - PGE Dual 1394 Port Package, 144-Terminal Plastic Quad Flatpack
  - GGW Commercial Dual 1394 Port Package, 176-Terminal BGA
  - GGW Industrial Dual 1394 Port Package (TSB43AA82I), 176-Terminal BGA With Operational Range From –40°C to 85°C
  - GHH Single 1394 Port Package, 179-Terminal BGA (Port 1 Should Not Be Used)

#### 1.2 Description

The TSB43AA82 is a high performance 1394 integrated PHY and link layer controller. It is compliant with the IEEE 1394-1995 and IEEE 1394a-2000 specifications and supports asynchronous transfers.

TSB43AA82 has a generic 16-/8-bit host bus interface. It supports parallel or multiplexed connections to the microcontroller (MCU) at rates up to 40 MHz.

The TSB43AA82 offers large data transfers with three mutually independent FIFOs: 1) the asynchronous command FIFO with 1512 Bytes, 2) the DMA FIFO with 4728 bytes and 3) the Config ROM/LOG FIFO with 504 bytes.

The features of the TSB43AA82 support the serial bus protocol 2 (SBP-2). It handles up to four initiators with the SBP-2 transaction/timer manager. This SBP-2 transaction engine supports fully automated operation request block (ORB) fetches and fully automated memory page table fetches for both read and write transactions. Automated responses to other node requests are provided; this includes responding to another node's read request to the Config ROM and issuing ack\_busy\_X for a single retry. Various control registers enable the user to program IEEE 1394 asynchronous transaction settings. The user can program the number of retries and the split transaction time-out value by setting the time limit register in the CFR.


The TSB43AA82 also supports the direct print protocol (DPP). The asynchronous receive FIFO (ARF) in the TSB43AA82 is large enough to satisfy the connection register area, the DRF receiving FIFO can be used as the segment data unit (SDU) register to fulfill the large data transfer.

This document is not intended to serve as a tutorial on IEEE 1394; users are referred to IEEE Std 1394-1995 and IEEE 1394a-2000 (see Note 1).

<sup>&</sup>lt;sup>1</sup> IEEE Std 1394-1995, *IEEE Standard for a High Performance Serial Bus*IEEE Std 1394a–2000, *IEEE Standard for a High Performance Serial Bus – Amendment 1* 

#### 1.3 Terminal Assignments

## 144-TERMINAL PGE PACKAGE (TOP VIEW)



#### 1.4 Terminal Functions

#### 1.4.1 **DMA/Bulky Data Interface**

TERMINAL					DECORPTION	
NAME	PGE NO.	GGW NO.	GHH NO.	1/0	DESCRIPTION	
ATACK	13	G1	F2	0	ATAPI acknowledge	
BDACK	41	T4	N4	I	DMA acknowledge	
BDIBUSY/ BDREQ(SCSI)	22	L1	H2	0	DMA input busy	
BDICLK	8	E1	E2	I	DMA input clock. BDICLK must be provided when bulky data interface is in synchronous mode. See Notes 1 and 2.	
BDIEN/ BDWR(SCSI)	23	L2	H4	I	DMA input enable	
BDIF[2:0]	17, 16, 14	J1, H2, H1	G2, G4, F1	I/O	DMA input flag. Indicates order of the input data on stream.	
BDIO[15:0]	53, 50, 49, 48, 46, 45, 44, 42, 40, 39, 37, 36, 34, 30, 29, 28	T8, U7, T7, R7, R6, U5, T5, U4, R4, U3, U2, T1, R1, N3, N2, N1	P7, N6, P6, M6, P5, N5, L5, P4, M4, P3, P2, P1, N1, L1, K2, K3	I/O	DMA data	
BDITRIS	7	E2	E4	I	BDIO 3-state set. When BDITRIS is set high, BDIBUSY, BDOAVAIL, and ATACK are initially 3-state. See Note 3.	
BDOAVAIL/ BDRW(SCSI)	25	M1	J2	0	BDOAVAIL is the DMA output available. In SCSI mode, BDRW is DMARW(90h bit0). It indicates the current state (read or write) of the bulky interface.	
BDOCLK	12	G2	F3	0	DMA clock output based on the 49.152-MHz PHY clock	
BDOCLKDIS	9	F3	E3	I	BDOCLK clock output disable. Tie high to disable BDOCLK	
BDOEN/ BDRD(SCSI)	26	M2	J3	I	DMA output enable	
BDOF[2:0]	21, 20, 18	K3, K2, J3	H3, H1, G3	0	DMA output flag. Indicates order of the output data on stream.	

NOTES: 1. Any frequency up to 40 MHz can be used. The maximum frequency is not required to match the transfer speed frequency.

2. When in synchronous mode, BDICLK is required. The BDICLK input is ignored when in asynchronous mode.

MODE	CLOCK
Asynchronous	BDOCLK
Synchronous	BDICLK

3. BDORst/BDIRst (94h) activates BDIBUSY, BDOAVAIL, and ATACK.

## 1.4.2 Microcontroller/Microprocessor Signals

	_			
TERI PGE NO.	MINAL GGW NO.	GHH NO.	1/0	DESCRIPTION
82	M15	K11	I	Address latch enable. Ignored when not DA mux mode (MUXMODE = 1).
76, 74, 73, 72, 71, 69, 68, 65, 64, 62, 61, 60, 58, 57, 56, 55	P15, R16, T17, U16, T15, R14, U14, R12, T12, R11, T11, U11, T10, U10, T9, R9	N14, M13, P14, P13, N12, M11, N11, N10, P10, M9, P9, N9, P8, N8, M8, M7	I/O	I/O lines used for address and data. See Table 2–1 for more information on the use of address and data lines.
5	D1	D2	I	Bit width select. M8M16 determines the width of the data bus. The terminal is tied high for 16 bit mode. See Table 2–1 for more information on the use of address and data lines.
6	E3	D1	I	Mode selects. MUXMODE determines if the data and address lines are parallel or multiplexed. The terminal is tied high for data address multiplex mode. See Table 2–1 for more information on the use of address and data lines.
84	M17	K12	I	Chip select
54	U9	N7	0	Interrupt
78	P17	L12	I	Read cycle enable
77	P16	M14	0	Wait
81	N17	J10	I	Write cycle enable
	PGE NO.  82  76, 74, 73, 72, 71, 69, 68, 65, 64, 62, 61, 60, 58, 57, 56, 55  6  84  54  78  77	82 M15  76, 74, 73, 72, 71, 69, 68, 65, 64, 62, 61, 60, 58, 57, 56, 55  811, 711, U10, T9, R9  5 D1  6 E3  84 M17  54 U9  78 P17  77 P16	PGE NO.         GGW NO.         GHH NO.           82         M15         K11           76, 74, 73, 72, 71, 69, 68, 65, 64, 62, 61, 60, 58, 57, 56, 55         P15, R16, T17, U16, T15, R14, P13, N12, M11, N10, P10, M9, P9, N9, P8, R11, T11, U11, T10, U10, T9, R9         M9, P9, N9, P8, N8, M8, M7           5         D1         D2           6         E3         D1           84         M17         K12           54         U9         N7           78         P17         L12           77         P16         M14	PGE NO.         GGW NO.         GHH NO.         I/O           82         M15         K11         I           76, 74, 73, 72, 71, 69, 68, 65, 64, 62, 61, 60, 58, 57, 56, 55         P15, R16, T17, N14, M13, P14, P13, N12, M11, N10, P10, N11, N10, N10, N10, N10, N10, N10, N

## 1.4.3 Physical Layer

	TERMINAL				DECODINE
NAME	PGE NO.	GGW NO.	GHH NO.	1/0	DESCRIPTION
CNA	135	C6	A5	0	Cable not active output. If no bias is detected from the cable, the CNA signal is set high. The CNA output is not valid during power-up reset. CNA is valid during power-down mode, when PD is high.
CONTEND	139	A4	A4	- 1	Contend. Tie high for bus manager capability.
CPS	142	A3	D4	I	Cable power supply. This terminal is normally connected to cable power through a 400-k $\Omega$ resistor. This circuit drives an internal comparator that is used to detect the presence of cable power.
FILTER0 FILTER1	111 112	A15 A14	D11 C11	I	PLL filter. These terminals are connected to an external capacitor to form a lag-lead filter required for stable operation of the internal frequency multiplier PLL running off the crystal oscillator. A 0.1- $\mu$ F $\pm$ 10% capacitor is the only external component required to complete this filter.
LINKON	138	C5	E5	0	Link-on. The link-on output is activated if the LLC is inactive (LPS inactive or PD active). The signal indicates that the PHY has detected a link-on packet addressed to this node, or has detected a resume event on a suspended port. The signal remains asserted until the LPS signal is asserted by the link in response.
LPS	130	A7	В6	I	Link power status. The signal indicates that the link is powered up and ready for transactions. When this mode is deasserted, the device can be put into a low power mode.
PD	136	A5	B5	I	Power-down input. When PD is asserted, the device is in a power-down mode. The device is asynchronously reset during this mode, so a device reset must be provided after PD is deasserted. See Section 12 for more details.
PWRCLS[2:0]	134, 133, 132	B6, A6, C7	C5, E6, C6	I	Power class inputs. See 1394a-2000 for more information. On hardware reset, these inputs set the default value on the power class indicated during self-ID. Programming is done by tying terminals high or low.

## 1.4.3 Physical Layer (continued)

	TERMI	NAL			PECOPIETION
NAME	PGE NO.	GGW NO.	GHH NO.	1/0	DESCRIPTION
R0 R1	99 100	F17 F16	F13 F12	_	Current setting resistor terminals. An external resistor is connected between these terminals to set the internal operating currents and cable driver output currents. A resistance of 6.34 k $\Omega$ ±1.0% is required to meet the IEEE Std 1394-1995 output voltage limits.
TPA1N TPA1P	95 96	G17 G16	G14† G13†	I/O	Twisted-pair cable-A differential signal terminals. Board traces from each pair of positive and negative differential signal terminals must match and be kept as short as possible to the external load resistors and to the cable
TPA2N TPA2P	106 107	C17 C16	B14 A14	I/O	connector.
TPB1N TPB1P	91 92	J17 J16	H11† H13†	I/O	Twisted-pair cable-B differential signal terminals. Board traces from each pair of positive and negative differential signal terminals must match and be kept as short as possible to the external load resistors and to the cable
TPB2N TPB2P	102 103	E17 E16	E14 D14	I/O	connector.
TPBIAS1 TPBIAS2	97 108	G15 B17	G11 <sup>†</sup> B13	0	Twisted pair bias output. This provides the 1.86-V nominal bias voltage needed for proper operation of the twisted-pair cable drivers and receivers, and for signaling to the remote nodes that there is an active cable connection. Each of these terminals, except for an unused port, must be decoupled with a 1.0-µF capacitor to ground. For the unused port, this terminal can be left unconnected.
XI XO	115 <b>11</b> 6	A13 A12	A10 A9	<u> </u>	Crystal oscillator inputs. These terminals connect to a 24.576-MHz parallel resonant fundamental mode crystal. The optimum values for the external shunt capacitors are dependent on the specifications of the crystal used.

<sup>†</sup> Port 1 is not recommended for use in the GHH package.

#### 1.4.4 Test Interface

	TERM	INAL			DECORIDATION
NAME	PGE NO.	GGW NO.	GHH NO.	1/0	DESCRIPTION
TEST[7:0]	129, 127, 125, 124, 122, 121,	C8, A8, C9, A9, C10, A10,	D6, D7, B7, C7, B8, A8,	I/O	Test data lines. The test data lines are used in manufacturing test and is tied low in normal/operational mode.
	120, 119	A11, B11	D8, E8		

#### 1.4.5 Power Supplies

	TEI	RMINAL		DECORIDATION
NAME	PGE NO.	GGW NO.	GHH NO.	DESCRIPTION
AGN[5:1]	109, 104, 98, 93, 90	A16, D17, G14, H17, K16	A13, D12, G10, H12, H10	Analog ground. These terminals must be tied together to the low-impedance circuit board ground plane.
AVD[5:1]	110, 105, 101, 94, 89	B15, D16, F15, H16, K15	B12, C14, F11, H14, J14	Analog circuit power terminals. A combination of high-frequency decoupling capacitors near each terminal is suggested, such as paralleled 0.1- $\mu$ F and 0.001- $\mu$ F capacitors. These supply terminals are separated from PWTST, VDD3V, and VDPLL internal to the device to provide noise isolation.
PWTST	15, 31, 47, 63, 80, 87, 118, 126, 141	B9, C4, C11, H3, L17, N16, P1, U6, U12	A7, C4, D9, G5, J12, L2, L14, M5, M10	1.8-V $V_{dd}$ power terminals. A combination of high-frequency decoupling capacitors near each terminal is suggested, such as paralleled 0.1-uF and 0.001-uF capacitors. These supply terminals are separated from VDD3V, AVD, and VDPLL internal to the device to provide noise isolation (this voltage is not supplied when the internal regulator is enabled.)
VDD3V	10, 24, 33, 38, 52, 66, 70, 79, 128, 144	A2, B8, F2, L3, N15, P3, R8, T3, U13, U15	A2, E1, E7, J1, K10, L7, L13, M1, N3, P12	3.3-V $V_{dd}$ . A combination of high frequency decoupling capacitors near each terminal is suggested, such as paralleled 0.1-uF and 0.001- $\mu$ F capacitors. These supply terminals are separated from PWTST, AVD, and VDPLL internal to the device to provide noise isolation.
VDPLL	113	C13	B11	PLL power supply. A combination of high-frequency decoupling capacitors near each terminal is suggested, such as paralleled 0.1- $\mu$ F and 0.001- $\mu$ F capacitors. These supply terminals are separated from PWTST, VDD3V, and AVD internal to the device to provide noise isolation.
VSPLL	114	B13	A11	PLL ground. These terminals must be tied together to the low-impedance circuit board ground plane.
VSS	3, 11, 19, 27, 35, 43, 51, 59, 67, 75, 83, 88, 117, 123, 131, 140	B4, B7, B10, D3, D11, G3, K1, K17, M3, M16, R2, R5, R10, R13, R17, U8	A6, B4, B9, C1, C8, F4, G1, J13, K1, K5, K7, K13, L9, M2, M12, P11	Digital ground. These terminals must be tied together to the low-impedance circuit board ground plane.

#### 1.4.6 Miscellaneous

	TERMINA	۱L			
NAME	PGE NO.	GGW NO.	GHH NO.	I/O	DESCRIPTION
EN	32	P2	L3	I/O/ Hi-Z	Internal 1.8-V regulator enable. This terminal enables the internal 1.8-V regulator. Tie low during normal/operational mode.
MODE[2:0]	4, 2, 1	D2, C1, B1	D3, B1, C2	I	Chip mode select. MODE[2:0] = 000 is the normal/operational mode. All other modes are for test purposes and are not described in this data sheet.
PHYTESTM	143	В3	В3	I	Test mode. This input terminal is used in manufacturing tests. Tie high during normal/operational mode.
PLLON	137	B5	D5	I	PLL enable. This signal will force the internal phase locked loop (PLL) on when it is asserted.
XRESETL	85	L15	K14	I	Link reset. Reset for link block
XRESETP	86	L16	J11	ı	PHY reset. Reset for PHY block

## 1.5 Terminal Assignments for TSB43AA82

## 1.5.1 144-Terminal PGE Package

TERM. NO.	SIGNAL NAME	I/O									
1	MODE0	Ι	37	BDIO5	I/O	73	DA13	I/O	109	AGN5	
2	MODE1	Ι	38	VDD3V		74	DA14	I/O	110	AVD5	
3	VSS		39	BDIO6	I/O	75	VSS		111	FILTER0	- 1
4	MODE2	1	40	BDIO7	I/O	76	DA15	I/O	112	FILTER1	- 1
5	M8M16	1	41	BDACK	- 1	77	XWAIT	0	113	VDPLL	
6	MUXMODE	1	42	BDIO8	I/O	78	XRD	- 1	114	VSPLL	
7	BDITRIS	I	43	VSS		79	VDD3V		115	XI	I
8	BDICLK	1	44	BDIO9	I/O	80	PWTST		116	XO	
9	BDOCLKDIS	1	45	BDIO10	I/O	81	XWR	I	117	VSS	
10	VDD3V		46	BDIO11	I/O	82	ALE	- 1	118	PWTST	
11	VSS		47	PWTST		83	VSS		119	TEST0	I/O
12	BDOCLK	0	48	BDIO12	I/O	84	XCS	- 1	120	TEST1	I/O
13	ATACK	0	49	BDIO13	I/O	85	XRESETL	- 1	121	TEST2	I/O
14	BDIF0	I	50	BDIO14	I/O	86	XRESETP	I	122	TEST3	I/O
15	PWTST		51	VSS		87	PWTST		123	VSS	
16	BDIF1	1	52	VDD3V		88	VSS		124	TEST4	I/O
17	BDIF2	1	53	BDIO15	I/O	89	AVD1		125	TEST5	I/O
18	BDOF0	0	54	XINT	0	90	AGN1		126	PWTST	
19	VSS		55	DA0	I/O	91	TPB1N	I/O	127	TEST6	I/O
20	BDOF1	0	56	DA1	I/O	92	TPB1P	I/O	128	VDD3V	
21	BDOF2	0	57	DA2	I/O	93	AGN2		129	TEST7	I/O
22	BDIBUSY	0	58	DA3	I/O	94	AVD2		130	LPS	I
23	BDIEN	1	59	VSS		95	TPA1N	I/O	131	VSS	
24	VDD3V		60	DA4	I/O	96	TPA1P	I/O	132	PWRCLS0	I
25	BDOAVAIL	0	61	DA5	I/O	97	TPBIAS1	0	133	PWRCLS1	I
26	BDOEN	I	62	DA6	I/O	98	AGN3		134	PWRCLS2	I
27	VSS		63	PWTST		99	R0		135	CNA	0
28	BDIO0	I/O	64	DA7	I/O	100	R1		136	PD	I
29	BDIO1	I/O	65	DA8	I/O	101	AVD3		137	PLLON	I
30	BDIO2	I/O	66	VDD3V		102	TPB2N	I/O	138	LINKON	0
31	PWTST		67	VSS		103	TPB2P	I/O	139	CONTEND	I
32	EN		68	DA9	I/O	104	AGN4		140	VSS	
33	VDD3V		69	DA10	I/O	105	AVD4		141	PWTST	
34	BDIO3	I/O	70	VDD3V	I	106	TPA2N	I/O	142	CPS	I
35	VSS		71	DA11	I/O	107	TPA2P	I/O	143	PHYTESTM	I
36	BDIO4	I/O	72	DA12	I/O	108	TPBIAS2	0	144	VDD3V	

#### 1.5.2 176-Terminal GGW Package

TERM. NO.	SIGNAL NAME	I/O									
A2	VDD3V		C17	TPA2N	I/O	J14	NC		R2	VSS	
А3	CPS	I	D1	M8M16	I	J15	NC		R4	BDIO7	I/O
A4	CONTEND	I	D2	MODE2	- 1	J16	TPB1P	I/O	R5	VSS	
A5	PD	I	D3	VSS		J17	TPB1N	I/O	R6	BDIO11	I/O
A6	PWRCLS1	I	D7	NC		K1	VSS		R7	BDIO12	I/O
A7	LPS	I	D8	NC		K2	BDOF1	0	R8	VDD3V	
A8	TEST6	I/O	D9	NC		K3	BDOF2	0	R9	DA0	I/O
A9	TEST4	I/O	D10	NC		K4	NC		R10	VSS	
A10	TEST2	I/O	D11	VSS		K14	NC		R11	DA6	I/O
A11	TEST1	I/O	D15	NC		K15	AVD1		R12	DA8	I/O
A12	XO		D16	AVD4		K16	AGN1		R13	VSS	
A13	ΧI	I	D17	AGN4		K17	VSS		R14	DA10	I/O
A14	FILTER1	I	E1	BDICLK	- 1	L1	BDIBUSY	0	R16	DA14	I/O
A15	FILTER0	I	E2	BDITRIS	- 1	L2	BDIEN	- 1	R17	VSS	
A16	AGN5		E3	MUXMODE	- 1	L3	VDD3V		T1	BDIO4	I/O
B1	MODE0	I	E15	NC		L4	NC		T3	VDD3V	
В3	PHYTESTM	- 1	E16	TPB2P	I/O	L14	NC		T4	BDACK	I
B4	VSS		E17	TPB2N	I/O	L15	XRESETL	I	T5	BDIO9	I/O
B5	PLLON	I	F1	NC		L16	XRESETP	I	T6	NC	
B6	PWRCLS2	I	F2	VDD3V		L17	PWTST		T7	BDIO13	I/O
B7	VSS		F3	BDOCLKDIS	I	M1	BDOAVAIL	0	Т8	BDIO15	I/O
B8	VDD3V		F15	AVD3		M2	BDOEN	I	Т9	DA1	I/O
B9	PWTST		F16	R1		М3	VSS		T10	DA3	I/O
B10	VSS		F17	R0		M15	ALE	I	T11	DA5	I/O
B11	TEST0	I/O	G1	ATACK	0	M16	VSS		T12	DA7	I/O
B12	NC		G2	BDOCLK	0	M17	XCS	I	T13	NC	
B13	VSPLL		G3	VSS		N1	BDIO0	I/O	T14	NC	
B14	NC		G4	NC		N2	BDIO1	I/O	T15	DA11	I/O
B15	AVD5		G14	AGN3		N3	BDIO2	I/O	T17	DA13	I/O
B17	TPBIAS2	0	G15	TPBIAS1	0	N15	VDD3V		U2	BDIO5	I/O
C1	MODE1	I	G16	TPA1P	I/O	N16	PWTST		U3	BDIO6	I/O
C2	NC		G17	TPA1N	I/O	N17	XWR	I	U4	BDIO8	I/O
C4	PWTST		H1	BDIF0	I/O	P1	PWTST		U5	BDIO10	I/O
C5	LINKON	0	H2	BDIF1	I/O	P2	EN		U6	PWTST	
C6	CNA	0	НЗ	PWTST		P3	VDD3V		U7	BDIO14	I/O
C7	PWRCLS0	I	H4	NC		P7	NC		U8	VSS	
C8	TEST7	I/O	H14	NC		P8	NC		U9	XINT	0
C9	TEST5	I/O	H15	NC		P9	NC		U10	DA2	I/O
C10	TEST3	I/O	H16	AVD2		P10	NC		U11	DA4	I/O
C11	PWTST		H17	AGN2		P11	NC		U12	PWTST	
C12	NC		J1	BDIF2	I/O	P15	DA15	I/O	U13	VDD3V	
C13	VDPLL		J2	NC		P16	XWAIT	0	U14	DA9	I/O
C14	NC		J3	BDOF0	0	P17	XRD	I	U15	VDD3V	
C16	TPA2P	I/O	J4	NC		R1	BDIO3	I/O	U16	DA12	I/O

## 1.5.3 179-Terminal GHH Package

TERM. NO.	SIGNAL NAME	I/O	TERM . NO.	SIGNAL NAME	I/O	TERM . NO.	SIGNAL NAME	I/O	TERM. NO.	SIGNAL NAME	I/O
A2	VDD3V		D5	PLLON	ı	H2	BDIBUSY	0	L13	VDD3V	
A3	NC		D6	TEST7	I/O	НЗ	BDOF2	0	L14	PWTST	
A4	CONTEND	- 1	D7	TEST6	I/O	H4	BDIEN	ı	M1	VDD3V	
A5	CNA	0	D8	TEST1	I/O	H5	NC		M2	VSS	
A6	VSS		D9	PWTST		H10	AGN1		М3	NC	
A7	PWTST		D10	NC		H11	TPB1N	I/O	M4	BDIO7	I/O
A8	TEST2	I/O	D11	FILTER0	I	H12	AGN2		M5	PWTST	
A9	XO		D12	AGN4		H13	TPB1P	I/O	M6	BDIO12	I/O
A10	XI	ı	D13	NC		H14	AVD2		M7	DA0	I/O
A11	VSPLL		D14	TPB2B	I/O	J1	VDD3V		M8	DA1	I/O
A12	NC		E1	VDD3V		J2	BDOAVAIL	0	M9	DA6	I/O
A13	AGN5		E2	BDICLK	I	J3	BDOEN	I	M10	PWTST	
A14	TPA2P	I/O	E3	BDOCLKDIS	I	J4	NC		M11	DA10	I/O
B1	MODE1	I	E4	BDITRIS	I	J5	NC		M12	VSS	
B2	NC		E5	LINKON	0	J10	XWR	I	M13	DA14	I/O
В3	PHYTESTM	- 1	E6	PWRCLS1	I	J11	XRESETP	I	M14	XWAIT	0
B4	VSS		E7	VDD3V		J12	PWTST		N1	BDIO3	I/O
B5	PD	- 1	E8	TEST0	I/O	J13	VSS		N2	NC	
B6	LPS	- 1	E9	NC		J14	AVD1		N3	VDD3V	
B7	TEST5	I/O	E10	NC		K1	VSS		N4	BDACK	I
B8	TEST3	I/O	E11	NC		K2	BDIO1	I/O	N5	BDIO10	I/O
B9	VSS		E12	NC		K3	BDIO0	I/O	N6	BDIO14	I/O
B10	NC		E13	NC		K4	NC		N7	XINT	0
B11	VDPLL		E14	TPB2N	I/O	K5	VSS		N8	DA2	I/O
B12	AVD5		F1	BDIF0	I/O	K6	NC		N9	DA4	I/O
B13	TPBIAS2	0	F2	ATACK	0	K7	VSS		N10	DA8	I/O
B14	TPA2N	I/O	F3	BDOCLK	0	K8	NC		N11	DA9	I/O
C1	VSS		F4	VSS		K9	NC		N12	DA11	I/O
C2	MODE0	I	F5	NC		K10	VDD3V		N13	NC	I/O
C3	NC		F10	NC		K11	ALE	I	N14	DA15	I/O
C4	PWTST		F11	AVD3		K12	XCS	I	P1	BDIO4	I/O
C5	PWRCLS2	I	F12	R1		K13	VSS		P2	BDIO5	I/O
C6	PWRCLS0	I	F13	R0		K14	XRESETL	I	P3	BDIO6	I/O
C7	TEST4	I/O	F14	NC		L1	BDIO2	I/O	P4	BDIO8	I/O
C8	VSS		G1	VSS		L2	PWTST		P5	BDIO11	I/O
C9	NC		G2	BDIF2	I/O	L3	EN		P6	BDIO13	I/O
C10	NC		G3	BDOF0	0	L4	NC		P7	BDIO15	I/O
C11	FILTER1	ı	G4	BDIF1	I/O	L5	BDIO9	I/O	P8	DA3	I/O
C12	NC		G5	PWTST		L6	NC		P9	DA5	I/O
C13	NC AVD 4		G10	AGN3		L7	VDD3V		P10	DA7	I/O
C14	AVD4	<b>.</b>	G11	TPBIAS1	0	L8	NC	1/0	P11	VSS	
D1	MUXMODE	- 1	G12	NC	1/0	L9	VSS	1/0	P12	VDD3V	1/0
D2	M8M16	-	G13	TPA1P	I/O	L10	NC	0	P13	DA12	I/O
D3	MODE2	- 1	G14	TPA1N	1/0	L11	NC		P14	DA13	I/O
D4	CPS	I	H1	BDOF1	0	L12	XRD	ı			

#### 2 Architecture

The iSphynx II functional block architecture is shown in Figure 2-1.




Figure 2-1. Functional Block Architecture

#### 2.1 Host I/F

The host (microcontroller) interface is the interface between the microcontroller, the CFR, the asynchronous command FIFOs, and the ConfigROM. The host bus interface consists of an 8-bit data bus and an 8-/16-bit address bus. The TSB43AA82 is interrupt driven to reduce polling. This interface has endian programmable access, and allows the microcontroller easy access to the CFR. See Section 10 for more details.

Table 2-1. Address/Data

M8M16	MUXMODE	Data	Address
0 (8-bit)	0 (parallel)	DA[15:8]	DA[7:0]
	1(MUX)	DA[7:0]	DA[7:0]
1 (16-bit)	0 (parallel)	DA[15:0]	BDIO[15:8]
	1(MUX)	DA[15:0]	DA[7:0]

#### 2.2 DMA I/F (Bulky Data I/F)

The DMA bulky interface provides a data transfer interface for high-speed peripherals. It is the interface between an external host DMA and the DMA FIFO (BDFIFO). The interface provides up to 160-Mbps sustained data rates. The bulky data interface supports several modes such as 8-bit or 16-bit parallel width and asynchronous/synchronous modes. See Section 9 for more details.

#### 2.3 Configuration Register (CFR)

The configuration register (CFR) is the internal register for controlling and managing the TSB43AA82 operation. It provides most of the control bits and host controller monitor. The CFR is discussed in detail in Section 3.

#### 2.4 Fast ORB Exchanger (FOX)

The fast ORB exchanger or FOX module supports management ORB and command block ORB transactions. In the SBP-2 protocol, the target has to read ORB packets from initiators. When requested by the initiator, the FOX module automatically reads the management ORB and command block ORB. Linked command-block ORBs are automatically fetched one by one and the hardware supports up to four agents. The management ORB and the command-block ORB each have two FIFO modules for transmit and receive. See Section 7 for more details.

- MOAF\_AGENT: Management ORB auto-fetch agent. Controls fetch/state for management ORB.
- COAF\_AGENT: Command-block ORB auto-fetch agent. Fetches command block ORBs and manages command block agent registers.

#### 2.5 Auto Response (AR)

The auto response (AR) module provides the auto packet response service for incoming request packets. The AR services configuration ROM read requests, agent-state read requests, and unexpected packets.

#### 2.6 Transaction/Timer Manager (TrMgr)

The transaction/timer manager module provides transaction control service for transmit priority between control packets and data packets. Any cable packet transmit request is sent in the order the request is received. This module also manages split transactions and controls busy retry. See Section 6 for more details.

#### 2.7 Packet Distributor

The packet distributor module provides the packet routing service for each FIFO module. In SBP-2 mode, all request and response packets are properly routed to the correct FIFO, and sent to corresponding initiators. In direct print protocol (DPP) mode, the packet distributor filters a request packet by its address and then saves it into the correct receive FIFO.

#### 2.8 Packetizer

The packetizer module provides packetization for a transmit packet. The data stream from the DMA FIFO is split into small packets that meet the SBP-2 requirements. A read or write request header is attached to each packet with a correctly incremented destination address. The transaction/timer manager provides busy retry and split transaction timer control if required. The packetizer also provides auto-page table fetch service. The internal auto-fetch module sends a read request to the present page address, and the DMA automatically sends data to the requested address set by the Page Table Element. At the end of packetizer, if the DMA function has successfully completed, the DMA automatically sends a status block packet.

#### 2.9 Configuration ROM

The ConfigROM provides the configuration ROM required by the IEEE 1212 standard<sup>2</sup>. The ConfigROM module supports the auto response service for a ConfigROM read request and records the transaction history. The host controller can load ConfigROM data during node initialization. Once initialized, the ConfigROM is accessible by peer node read requests. See Section 5 for more details.

#### 2.10 Link Core

The link core provides link layer service such as correctly formatted IEEE 1394-1995<sup>3</sup> and IEEE 1394a-2000<sup>4</sup> asynchronous transmit and receive packets. It also generates and inspects the 32-bit cyclic redundancy check (CRC). This link core does not support isochronous service.

#### 2.11 PHY (and PHY Interface)

The TSB43AA82 has an integrated 400-Mbps two-port physical layer. The PHYsical (PHY) interface provides PHY-level service to the link layer service. See Section 11 for more details.

#### **2.12 FIFOs**

The TSB43AA82 has three FIFO types, asynchronous command FIFOs, configuration ROM FIFOs and DMA FIFOs. These FIFO types have maximum sizes of 378 quadlets, 126 quadlets, and 1182 quadlets respectively. Except for the MTQ and MRF, the FIFO sizes are adjustable. The sum of all the FIFOs in a type must not exceed the maximum size. See Section 4 for more information on the asynchronous command FIFOs, Section 5 for more information on ConfigROM/LOG FIFOs, and Section 8 for more information on BDFIFOs.

<sup>&</sup>lt;sup>2</sup> IEEE Std 1212-1991, IEEE Standard Control and Status Register (CSR) Architecture for Microcomputer Buses

<sup>3</sup> IEEE Std 1394-1995, IEEE Standard for a High Performance Serial Bus

<sup>&</sup>lt;sup>4</sup> IEEE Std 1394a-2000, IEEE Standard for a High Performance Serial Bus - Amendment 1


Asynchronous command FIFOs (total 378 quadlets)

MTQ: MRF: CTQ: CRF: ATF:	Management ORB transmit FIFO Management ORB receive FIFO Command block ORB transmit FIFO Command block ORB receive FIFO Asynchronous packet transmit FIFO	3 quadlets (fixed) 15 quadlets (fixed) Adjustable Adjustable Adjustable
ARF:	Asynchronous packet receive FIFO	Adjustable
ConfigROM/LO	OG FIFOs (total 126 quadlets)	
Autoresp	oonse ConfigROM area	Adjustable
Page tab	le buffer for DTF	Adjustable
Page tab	le buffer for DRF	Adjustable
Status bl	ock buffer for DTF	Adjustable
Status bl	ock buffer for DRF	Adjustable
Log data	area	Adjustable
DMA FIFOs (E	BDFIFO) (total 1182 quadlets)	
DTF:	Data transmit FIFO	Adjustable
DRF:	Data receive/fetch FIFO	Adjustable

#### 2.13 Example System Block Diagrams


#### 2.13.1 Asynchronous Mode With Separate Microcontroller and DMA Bus

In this system, the CPU has no DMA capabilities. At the host I/F of the TSB43AA82 is a CPU with no DMA capabilities. At the DMA I/F of the TSB43AA82 is a DMA controller to control the data in and out of the TSB43AA82.



#### 2.13.2 SCSI Mode With Shared Microcontroller and DMA Bus

In this system, the host I/F and the DMA I/F of the TSB43AA82 share the same data and control buses. The CPU has DMA capabilities and the address decode is used to determine which I/F is addressed by the CPU.



## 3 Configuration Register (CFR)

The CFR contains the registers that dictate the basic operation of the TSB43AA82. A CFR map is shown in Table 3-1. These registers default to 0 and are unaffected by a bus reset unless otherwise specified.

#### 3.1 Addressing

The CFR is addressed in bytes. The address terminal order is described below:

Address[7:0] = (DA7, DA6, DA5, DA4, DA3, DA2, DA1, DA0)

#### 3.2 Data Bit/Byte Order

MSE	3																														LSB
0	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1	1 7	1 8	1 9	2	2	2 2	2 3	2 4	2 5	2 6	2 7	2	2 9	3	3 1
			By	te0							Ву	te1							Ву	te2							Ву	te3			
A     A <td>D A 0</td>													D A 0																		
						I	Doul	blet0	)														Doul	blet1							
D         D												D A 0	D A 1 5	D A 1 4	D A 1 3	D A 1 2	D A 1	D A 1 0	D A 9	D A 8	D A 7	D A 6	D A 5	D A 4	D A 3	D A 2	D A 1	D A 0			
															Qua	dlet															

Table 3-1. CFR Map

		Versi												14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31		
00h	Version/ Revision													,	Vers	sion														F	Revi	sior	1
04h	Miscella- neous				O	LKON	LPS					Pinç	g_Tir	mer				Root							AckErr		ATA	Ack					AckVld
08h	Control	IDVal	RxSld	RSIsel		Bsy0	TrEn		ACArbOn			RstTr				ErrResp	StErpkt	SplTrEn	RetryEn	Ackpnd	MAAckConf	CyMas		CyTmrEn	DMclr	RxUnexp	RUEsel		Pri	io_E	Budg	jet	
0Ch	Interrupt	Int	Phlnt	Breset	CmdSlf	Endslf	Phypkt			SntRj	PhRRx	IFAcc	HdrErr	TCErr	CySec	Cyst		DRHUpdate	FaGap	TxRdy	CyDne	CyPnd	CyLst	CyArbF		ATFEnd	ARFRxd	MOREnd	COREnd	DTFEnd	DRFEnd	TxExpr	AgntWr
10h	Interrupt Mask	Int	PhInt	Breset	CmdSlf	Endslf	Phypkt			SntRj	PhRRx	IFAcc	HdrErr	TCErr	CySec	Cyst		DRHUpdate	FaGap	TxRdy	CyDne	CyPnd	CyLst	CyArbF		ATFEnd	ARFRxd	MOREnd	COREnd	DTFEnd	DRFEnd	TxExpr	AgntWr
14h	Cycle Timer		Se	econ	nds_	Cou	ınt						C	Cycle	e_C	oun	t			•						Су	cle_	_Off	set				
18h	Diagnostics		ACKTardy	BudgEn		RegRW	RegRW AgRdy0 AgRdy1 AgRdy2 AgRdy3 AgRdy3 Bundler AgRdy3																										
1Ch	Reserved																																
20h	PHY Access	RdPy	WrPy			F	PhyF	RgA	d			Pl	nyR	gDa	ta							F	PhyF	RxA	b			PhyRxData					
24h	Bus Reset				Вι	ısNı	umb	er					N	lode	Nur	m		BR	FEr	r_C	ode		Ν	lode	Sur	m			CF	RC	ontl	ID	
28h	Time Limit			I	I 0			Sp	litTi	meC	Dut									Re	etrylı	nter	val				Rtry	/Lm	t	0	RB1	Γime	er
2Ch	ATF Status	ATFFul	ATFAFI	ATFAEm	ATFEmp																ATFCIr							AT	F_S	ize			
30h	ARF Status	ARFFul		ARFAEm	ARFEmp							AR	FTh	ere				ARFCD			ARFCIr							AR	F_S	ize			
34h	MTQ Status	MTQFul	MTQAFI	CTQAEM MRFAEM MTQAEMP	CTQEmp MRFEmp MTQEmp																MTQCIr												
38h	MRF Status	MRFFul	MRFAFI	MRFAEm	MRFEmp							MR	FTh	ere				MRFCD			MRFCIr												
3Ch	CTQ Status	CTQFul	CTQAFI				CTQ1Av														CTQCIr							СТ	TQ_Size				
40h	CRF Status	CRFFul	CRFAFI	CRFAEm	CRFEmp						CRFThere					CRFCI					CRF_S				ize								
													15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31				

Table 3-1. CRF Map (Continued)

		0 4	-   ~	က	4	Ç	9	7	ထ တ	10	11	12	13	4	15	16	17	18	19	20	22	23	24	25	26	27	28	29	30	31
44h	ORB Fetch Control	MAgtVld	MAgibsy	MShtFmt	МС	RB	_Pri	or	,	C	ORE	3_S	ize	•		CAg0Vld	CAg1VId	CAg2VId	CAg3Vld	DrBSnp	CnxFtEn	CShtFmt	CAg0Rdy	CAg1Rdy	CAg2Rdy	CAg3Rdy	CC	DRB	_Pri	or
48h	Manage- ment Agent															M	anag	em	ent_	_Ager	t_off	set								
4Ch	Command Agent																Ag	ent	_ba	se_of	set									
50h	Agent Control	AgtNmb									USTIEn	AgntVld		WrNdId	RdNdID						Ag	ent_	Noc	del□	)					
54h	ORB Pointer 1																			ORE	de:	stina	ation	_of	fset_	_hi				
58h	ORB Pointer 2											С	RB_	_des	tina	tion	_offs	et_	lo											
5Ch	Agent Status	State0	DrBII0	UnStEn0	Dead0	Rst0	DrBClr0	USECIro	State1	DrBII1	UnStEn1	Dead1	Rst1	DrBClr1	USECIr1	0,4040	Sidlez	DrBII2	UnStEn2	Dead2 Ret2	DrBClr2	USECI <sub>r2</sub>	0,010,0	States	DrBII3	UnStEn3	Dead3	Rst3	<b>DrBClr3</b>	USECIr3
60h	Transac- tion Timer Control	DTTxEd	ATTxEd	MTTxEd	CTTxEd		ARTxEd		DTErr	ATErr	MTErr	CTErr		ARErr		DTRtry	DRRtry			CTRtry	ARRtry			Tin	nrNo	)	TxAbrt	HIdTr	RIsTr	
64h	Transac- tion Timer Status 1	Destination_ID  Destination_offset_hi																												
68h	Transac- tion Timer Status 2												De	estina	atior	n_of	ffset_	_lo												
6Ch	Transac- tion Timer Status 3	t	Code		Sp	d		,	tLabel			Re	try_(	Cou	nter						S	plitT	rTin	ner						
70h	Write-First													V	/rite_	_Fir	st													_
74h	Write- Continue													Writ	e_C	ont	inue													
78h	Write- Update													Wri	ite_l	Jpd	ate													
7Ch	Reserved																													
80h	ARF Data Read													Α	RFF	Rea	ıd													
84h	MRF Data Read													N	1RFI	Rea	ıd													
88h	CRF Data Read													C	RFF	Rea	d													$\neg$
8Ch	Configura- tion ROM Control								AR	_CS	SR_S	Size	)											CS	SR_S	Size				
90h	DMA Control	DMARW	DRFEn	DTFEn	DRPktz	DTPktz	DRSpDis	DTSpDis	DhdSel	RconfSnglpkt	LongBlk	QuadSend	QuadBndry	CheckPg	AutoPg	DF Fe	RPag tchS	e- iz	DT Fet	Page- chSiz	Dackpnd	Drespcmp	DTHdls	Dpause	DRStPS	DRHStr	DRDSel	DTDSel	DRFCLr	DTFClr
		0 4	- 2	3	4	9	9	7	ထ တ	10	11	12	13	14	15	16	17	18	19	20	22	23	24	25	26	27	28	29	30	31

Table 3-1. CRF Map (Continued)

		0	- c	۷ (n	4	2	9	∞	6	107	=	13 12	14	15	16	17	18	19	20	- 20	23 23	24	25	27	28	29	30	31
94h	Bulky Interface Control				MTRBufSiz		MTTBufSiz		BDAckCtl	ATACKC†I	1000000	BIBsyCtl	BOEnCtl	BIEnCtl	BLECtl	AutoPad					BDOMode	Burst	BDIM	lode	RcvPad	BDORst	BDIRst	BDOTris
98h	DTF/DRF and DTF/ DRF Page Table Size	ı	DTF	PTBı	ufSiz				D	TF_S	Size	e				DR	RFPT	Buf	Siz				DRI	Siz	ze			
9Ch	DTF/DRF Available	DTFEmpty							D	TFAv	/ail				DRFEmpty	BDOAvail							DRF	The	re			
A0h	DTF/DRF Acknowl- edge						DRAErr	ı	DRx	Ack				DRAVal							DTAErr		DTxAc	k				DTAVal
A4h	DTF First and Continue											D	TF_I	Firs	t&Co	ontir	nue											
A8h	DTF Update												D <sup>-</sup>	F_	Upd	ate												
ACh	DRF Data Read												[	DRF	Rea	ad												
B0h	DTF Control 0	OTFCTLO DTF Size DTF_BlockSize/DTF_BlockCount  DTF_CTL_OT DTF Size DTF_BlockSize/DTF_BlockCount																										
B4h	DTF Control 1										D٦	ΓF_BI	ockC	our	nt/D	ΓF_I	Bloc	kSiz	е									
B8h	DTF Control 2					DT	F_dest	inati	ion_	ID									DTF	de	estina	tion	_offset	_hi				
BCh	DTF Control 3											DTF	_des	tina	ation	_off	set_	lo										
C0h	DRF Control 0 (direct)	DRFBIdEn	DRFSIden																									
C0h	DRF Control 0 (packetiz- er)	DRFCTL0	DRFCTL1	DRFNdIdVal	DRFNotify		DRFSpd		ORF Paylo	Max oad		PgTblEn	RF P Size		è			DI	RF_BI	lock	«Size/I	DRF	Bloc	kCou	nt			
C4h	DRF Control 1 (direct)	DRF_destination_Width																										
C4h	DRF Control 1 (packetiz- er)	DRF_BlockCount/DRF_BlockSize																										
C8h	DRF Control 2					D	RF_de	stin	atior	n_ID									DI	RF_	_destir	natio	on_offs	et_h	i			
		0	- c	۷ (n	4	2	9	∞	<u></u>	10	-	13	14	15	16	17	18	19	20	- 20	23	24	25	27	28	29	30	31

#### Table 3-1. CRF Map (Continued)

		0	1 2	က	4	2	9	7	o	0 0	10		11	12	13	14	15	10	10	1/81	0	19	20	21	22	27	44	25	26	17	29 30	31
CCh	DRF Control 3													DR	RF_	de	stina	atio	on_	offse	et_l	О										
D0h	DRF Header 0															DF	RF_F	le:	ade	rO												
D4h	DRF Header 1															DF	RF_H	le	ade	r1												
D8h	DRF Header 2															DF	RF_H	le	ade	r2												
DCh	DRF Header 3															DF	RF_H	le:	ade	r3												
E0h	DRF Trailer															(	Rx_Spd								FIIC						DRF_Tx/	Ack
E4h	DTF/DRF Page Count					С	DΤ	F Pa	ıge	Co	unt														ORF F	age)	e C	ount				
	DhdSel=00 DTx Header 0																DTxSpd			DT	xtL	.abe	el		DTxF	₹t	D.	TxtC	ode		DTxPri	0
Fol	DhdSel=01 DTx Header 0	STAT RESP H											A	ck			F	PSTA	λT			PRI	ESP				DAOKErr	PACKELL	PAck			
E8h	DhdSel=10 DRx Header 0															-	DRxSpd			DR	xtL	_abe	el		DRxI	₹t	DI	RxtC	ode		DRxPri	0
	DhdSel=11 DRx Header 0		STAT			RE	SF	>					AckErr		A	ck			F	PSTA	λT			PRI	ESP				DA OVE	PACKEIT	PAck	
	DhdSel=00 DTx Header 1					DT	Γx_	_des	tina	atior	n_ID												D.	Tx_	destir	natic	n_	offse	et_hi	İ		
ECh	DhdSel=01 DTx Header 1					D	τx	c pag	ge i	num	ber																					
ECII	DhdSel=10 DRx Header 1					DF	Rx.	_des	tin	atior	n_ID	1											DI	Rx_	_destir	natio	on_	offse	et_hi	i		
	DhdSel=11 DRx Header 1					D	R	к рас	ge i	num	ber																					
	DhdSel=00 DTx Header 2	DTx_destination_offset_lo																														
Fot	DhdSel=01 DTx Header 2	DTx page length  O DRx_destination_offs											0	Тх ра	age	tab	ole hi	i														
F0h	DhdSel=10 DRx Header 2								offse	et_l	0																					
	DhdSel=11 DRx Header 2						DR	х ра	ge	lenç	gth													D	Rx pa	age	tab	ole h	i			
		0	1	3	4	2	ဗ	7	α	οσ	9		11	12	13	14	15	40	10	1/8	0	19	20	21	22	27	77	25	26	17	28 29 30	31

Table 3-1. CRF Map (Continued)

		0	1	7	က	4	2	9	7	0	9 0	1	12	13	14	15	16	17	18	19	20	22	22	24	20	C7	56	27	78	29	30	31
	DhdSel=00 DTx Header 3							DTx_	_data_	_len	gth										D	Тх_є	exte	ende	d_t	tCo	de					
F45	DhdSel=01 DTx Header 3													D	Тх	pag	je ta	ble I	Ю													
F4h	DhdSel=10 DRx Header 3							DRx.	_data	_len	gth										DI	₹x_€	exte	ende	d_t	tCo	de					
	DhdSel=11 DRx Header 3													D	Rx	pag	ge ta	ble	lo													
F8h	Log/ROM Control (XLOG=0)	LogATF	LogARF	LogMAgnt	LogMTQ	LogMRF	LogAgnt	LogCTQ	LogCRF	LOGUTEDS	LOGDRERG	LogDRFRs	LogARROM	LogRetry	ShortLog	LogClr	XLOG	ROMValid	LogCD	LogFull						/	nere Addi					
	Log/ROM Control (XLOG=1)	DTFSt	DRFSt														XLOG	ROMValid							Α	Add	er					
FCh	Log ROM Data		LogRead/ROMAccess																													
		0	_	2	3	4	2	9	7	0	3	11	12	13	14	15	16	17	18	19	20	22	22	24 24	25	C7	26	27	28	29	30	31

#### 3.3 Write/Read Access

The CFR can be addressed in bytes. The host (microcontroller) has only quadlet write/read access to the CFR. To write to a byte/doublet requires a quadlet write. To read a byte/doublet requires a quadlet read. The host I/F defaults to a little endian state. See Sections 3.4.1 and 9.4 for more information on CFR endianess.

#### 3.4 CFR Definitions

DIR: Direction of register access

R/O: Read-only R/W: Read/write W/O: Write-only

S/C: Set by a write of one and then cleared by a write of one.

N/A: The host obtains a meaningless value when it reads from or writes to the bit.

Default: Value after a power-on reset

#### NOTE:

Unless otherwise specified, the field values are 0 after a power-on reset (default) and a bus reset. When the values differ, the two initial values are explicitly noted.

#### 3.4.1 Version/Revision Register at 00h

The version/revision register defines the TI device code name of the TSB43AA82. This register also determines the endianness of the host I/F. The host I/F defaults to a little endian state. To swap the endianness of the host I/F to big endian (example: [0382 0043] >[4300 8203]), write FFFF FFFFh to this address. To swap the endianness of the host I/F to little endian mode, write 0000 0000h.

BITS	ACRONYM	DIR	DESCRIPTION
0-27	Version	R/W	The version is fixed to 4300 820h.
28-31	Revision	R/W	The revision is fixed to 3h.

## 3.4.2 Miscellaneous Register at 04h

This register defaults to 1400 0000h and, except for the bits specified, is cleared on a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0-2	Reserved	N/A	Reserved
3	С	R/O	Bus manager capable. This bit is active when the PHY is ON even when the link is in reset. The bit defaults to 1 and is is unaffected by a bus reset. This bit is determined by the CONTEND terminal defined in Section 2.
4	LKON	S/C	Link-on output from PHY. This bit is active when the PHY generates the LINKON signal, even when the link is in reset. This bit is set when the PHY detects a LINKON packet. This bit defaults to 0 and is unaffected by a bus reset.
5	LPS	R/O	Link power status. Setting this bit to 1 sets the internal PHY LPS signal to one. This bit defaults to 1 and is unaffected by a bus reset. Refer to Section 11 for more detail.
6	Reserved	N/A	Reserved
7-15	Ping_Timer	R/O	Ping timer value. The timer measures the time in units from when a ping packet is transmitted to when the ping response is received. One unit is 40ns.
16	Root	R/O	Root state of the local PHY. This bit indicates whether the node is the root node. The root bit is set to 1 when the node is root. This bit defaults to 0 and is automatically set by the hardware.
17-22	Reserved	N/A	Reserved
23	AckErr	R/O	Acknowledge error. The AckErr bit is set when the ack received for the packet transmitted from the ATF has a parity or length error.
24-27	ATAck	R/O	Address transmitter acknowledges received. These bits contain the last ack received in response to a packet sent by the ATF. This value is updated each time an ack is received.
28-30	Reserved	N/A	Reserved
31	AckVld	R/O	Acknowledge valid. This bit is 1 when the ATAck has not been read and is cleared to 0 when the ATAck is read.

## 3.4.3 Control Register at 08h

This register defaults to 4400 CA00h and is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0	IDVal	R/O	ID valid. The IDVal bit is set to 1 when the information of the bus reset register at 24h is valid. This bit defaults to 0 and is automatically set by the hardware on a bus reset.
1	RxSld	R/W	Receive self-identification (self-ID) packets. When set to 1, the self-ID packets generated by the PHY during bus initialization are received and written to DRF or LOG as individual packets. Otherwise the self-ID packets are not received. This bit defaults to 1 and is unaffected by a bus reset.
2	RSIsel	R/W	Received self-ID packet location selection. If RxSld is set to 1, the received self-ID packets are verified and written to the DRF when RSlsel is set to 1 and are verified and written to the LOG when RSlsel is set to 0.
3	Reserved	N/A	Reserved
4	Bsy0	R/W	Busy control. When this bit is set to 1, the ack_busy_X is sent to all incoming packets. When Bsy0 is set to 0, ack_busy_X is sent according to the normal busy/retry protocol.
5	TrEn	R/W	Transactions enable. When TrEn is set to 1, the transmitter and receiver are enabled to transmit and receive packets. When TrEn is set to 0, the link core is not awake, the TSB43AA82 cannot send ack or receive self-ID packets, and the transmitter and receiver are disabled. This bit defaults to 1 and is unaffected by a bus reset.
6	Reserved	N/A	Reserved
7	ACArbOn	R/W	Accelerated arbitration on. When ACArbOn is set to 1, accelerated arbitration is enabled.
8–9	Reserved	N/A	Reserved
10	RstTr	S/C	Reset transaction. When RstTr is set to 1, the entire transaction in the ATF, the ARF, the CTQ, the CRF, the MTQ, and the MRF resets synchronously. This does not affect the DTF and the DRF.
11–13	Reserved	N/A	Reserved
14	ErrResp	R/W	Error packet response. When ErrResp is set to 1, packets with errors are returned an ack_pending in the response packet. When ErrResp is set to 0, packets with errors are returned an ack error code in the response packet.
15	StErpkt	R/W	Store error packets. When StErpkt is set to1, packets with any errors are stored.
16	SplTrEn	R/W	Split transaction enable. When SplTrEn is set to 1, split transactions are enabled. The ATF timer attempts a split transaction for the received ack_pending and cannot transmit any packets until the response packet is received or a split-time out occurs. When SplTrEn is set to 0, split transactions are disabled. This bit defaults to 1 and is unaffected by a bus reset.
17	RetryEn	R/W	Automatic retry enable. When set to 1, the ATF retries automatically when ack_busy_X, ack_busy_A or ack_busy_B is received. This bit defaults to 1 and is unaffected by a bus reset.
18	Ackpnd	R/W	Ack pending enable. When Ackpnd is set to 1, the receiver sends ack_pending instead of ack_complete to the write request packets. When Ackpnd is set to 0, the receiver sends ack_complete to the write request packets.
19	MAAckConf	R/W	Management ack_Conflict_Error enable. When MAAckConf is set to 1, ack_conflict_error is sent instead of ack_busy when MagtBsy at 44h bit 1 is set to 1. When MAAckConf is set to 0, ack_busy is sent. This bit is the same as MAAckConf at 18h bit 14.
20	CyMas	R/W	Cycle master. When CyMas is set to 1 and this chip is the root PHY, the cycle master function is enabled. When CyMas is set to 0, the cyclemaster function is disabled. This bit defaults to 1 and is unaffected by a bus reset.
21	Reserved	N/A	Reserved
22	CyTmrEn	R/W	Cycle-timer enable. When CyTmrEn is set to 1, the cycle_offset field increments. This bit defaults to 1 and is unaffected by a bus reset.
23	DMcIr	S/C	DMA block clear. When DMCIr is set to 1, all the states in the DMA block are reset synchronously. Clear the DMA, DTF, and DRF prior to clearing the DMA.
24	RxUnexp	R/W	Received unexpected response packets. When set to 1, unexpected response packets are received and written to the ARF or the DRF. When set to 0, unexpected response packets are not received.
25	RUEsel	R/W	Receive unexpected response packets select. Select either the ARF or DRF to place the unexpected response packets. When RxUnexp is set to 1 and RUEsel is set to 1, the unexpected response packets, such as a write request packet to a read-only register or a read request to a write-only register, are written to the DRF.  When RxUnexp is set to 1 and RUEsel is set to 0, the unexpected response packets are written to ARF. When RxUnexp is set to 0, RUEsel is invalid.
26-31	Prio_Budget	R/W	Priority budget counter. Prio_Budget value loaded to the priority budget counter.

#### 3.4.4 Interrupt/Interrupt Mask Registers at 0Ch/10h

The interrupt and interrupt mask registers work in tandem to inform the host bus interface when the state of the TSB43AA82 changes. The interrupt is at address 0Ch and the interrupt mask is at address 10h. The interrupt register defaults to 0000 0000h and is unaffected by a bus reset. The interrupt mask register defaults to 8000 0000h and is unaffected by a bus reset. Each bit of the interrupt register represents a unique interrupt. A particular interrupt can be masked off when the corresponding bit in the interrupt mask register is 0. The interrupt register shows the status of the individual bits even when the interrupt is masked off.

BITS	ACRONYM	DIR	DESCRIPTION
0	Int	R/O	Interrupt. Int contains the value of all interrupt bits and interrupt mask bits logically ORed together. The inverse of this bit is connected to the XINT bit (terminal 54, U9). When the logically ORed value of all interrupt and mask bits is 1, Int is set to 1. When the logical ORed value of all interrupt and mask bits is 0, Int is set to 0.
1	PhInt	S/C	PHY chip interrupt. When the PHY layer signals an interrupt to the internal link chip, PhInt is set to 1.
2	Breset	S/C	Bus reset. When the internal PHY initializes or detects a bus reset, Breset is set to 1.
3	CmdSlf	S/C	Command reset packet received. CmdSlf is set to 1 when the receiver (TSB43AA82) is sent a quadlet write request addressed to the RESET_START (FFFF F000 000Ch) CSR register. The command reset packets are stored in the ARF.
4	Endslf	S/C	End of the self-ID process. When the link layer detects the end of self-ID process, Endslf is set to 1.
5	Phypkt	S/C	PHY packet detect. When the receiver receives a PHY packet, Phypkt is set to 1.
6-7	Reserved	N/A	Reserved
8	SntRj	S/C	Busy acknowledge sent by receiver. When the TSB43AA82 is forced to send an ack_busy_X to an incoming packet because the receive FIFO overflowed, SntRj is set to 1.
9	PhRRx	S/C	PHY register information received. When a PHY register value is transferred to the Phy_Access register from the PHY interface, PhRRx is set to 1.
10	IFAcc	S/C	Invalid FIFO access. When IFAcc is set to 1, the ATF access sequence is violated.
11	HdrErr	S/C	Header error. When the receiver detects a header CRC error on an incoming packet that may have been addressed to this node, HdrErr is set to 1.
12	TCErr	S/C	tCode error. When the transmitter detects an invalid tCode in the data, TCErr is set to 1.
13	CySec	S/C	Cycle second. When the Seconds_Count field in the cycle-timer register (14h) is incremented, CySec is set to 1.
14	Cyst	S/C	Cycle started. When the transmitter sends or the receiver receives a cycle-start packet, Cyst is set to 1.
15	Reserved	N/A	Reserved
16	DRHUpdate	S/C	DRF header update. When the host reads the packet header of DRF data, this bit is set to 1. This bit has no meaning if DRHStr (90h) is set.
17	FaGap	S/C	Fair gap. When the serial bus has been idle for an arbitration reset gap, FaGap is set to 1.
18	TxRdy	S/C	Transmitter ready. When the transmitter is idle and ready, TxRdy is set to 1.
19	CyDne	S/C	Cycle done. When an arbitration gap is detected on the bus after the transmission or reception of a cycle-start packet, CyDne is set to 1.
20	CyPnd	S/C	Cycle pending. When CyPnd is set to 1, the cycle timer offset is set to 0 (rolled over or reset) and remains set until the isochronous cycle ends.
21	CyLst	S/C	Cycle lost. When the cycle timer rolls over twice without the reception of a cycle-start packet, CyLst is set to 1.
22	CyArbF	S/C	Cycle arbitration failed. When the arbitration to send the cycle-start packet fails, CyArbF is set to 1.
23	Reserved	N/A	Reserved
24	ATFEnd	S/C	ATF transaction end. When the transmitter completes transmission (received ack_comp, response packet, timeout), ATFEnd is set to 1. The host can read the completion status from the transaction timer control (60h) and the transaction timer status (64h–6Ch) registers until the next process begins. This bit is set to 1 when the response to a request packet sent by the ATF is received in the ARF. When an independent request packet is received in the ARF, the ARFRxd bit is set.
25	ARFRxd	S/C	ARF received data. When the receiver confirms a request packet was received in the ARF, ARFRxd is set to 1. This bit is not set for a received response packet.
26	MOREnd	S/C	Management ORB fetch completed. When the fetched management ORB is stored in the MRF, MOREnd is set to 1. The host can read the completion status from transaction timer control (60h) and transaction timer status (64h–6Ch) registers until the next transaction begins.

BITS	ACRONYM	DIR	DESCRIPTION
27	CORend	S/C	Command block ORB fetch completed. When the fetched command block ORB is stored in the CRF, CORend is set to 1. The host can read the completion status from transaction timer control (60h) and transaction timer status (64h–6Ch) registers until the next transaction begins.
28	DTFEnd	S/C	DMA transaction from DTF completed. When the transactions of all blocks from DTF are complete, DTFEnd is set to 1. The host can read the completion status from transaction timer control (60h) and transaction timer status (64h–6Ch) registers until the next transaction begins.
29	DRFEnd	S/C	DMA transaction from DRF completed. When the transactions of all blocks from DRF are complete, DRFEnd is set to 1. The host can read the completion status from transaction timer control (60h) and transaction timer status (64h–6Ch) registers until the next process begins.
30	TxExpr	S/C	Transmitter expired. When the transmitter fails to transfer the packets, TxExpr is set to 1.
31	AgntWr	S/C	Agent written. When the registers of any agent, command or management, are written to, AgntWr is set to 1. The host can read State, DrBII and UnSEn from the agent status register (5Ch) and ORB_destination_offset_hi and ORB_destination_offset_lo from the ORB pointer registers (54h, 58h).

#### 3.4.5 Cycle Timer Register at 14h

This register defaults to 0000 0000h and is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–6	Seconds_Count	R/W	Cycle seconds count. When Cycle_Count rolls over, Seconds_Count is incremented.
7–19	Cycle_Count	R/W	Cycle count counting 125 μs. When Cycle_Offset rolls over, Cycle_Count is incremented.
20-31	Cycle_Offset	R/W	Cycle offset counting 40 ns. Cycle_Offset is incremented every 40 ns.

#### 3.4.6 Diagnostics Register at 18h

This register defaults to 4000 0000h and, except for the bits specified, is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0	Reserved	N/A	Reserved
1	AckTardy	R/W	Ack_tardy response enable. When this bit is set to 1, an Ack_tardy response is sent. When set to 0, an Ack_busy response is sent. This bit defaults to 1.
2	BudgEn	R/W	Budget counter enable. When this bit is set to 1, the internal budget counter is enabled.
3	Reserved	N/A	Reserved
4	RegRW	R/W	Register read/write access. Note: RegRW is used in the test mode and must not be set during normal operations.
5	AgntStWr	R/W	Agent write access. When AgntStWr is set to 1, agent state is read/write. When this bit is set to 0, the agent state is not accessible.
6	Reserved	N/A	Reserved
7	AgRdy0	R/O	Agent0 ready. This bit indicates whether Agent0 has been assigned a node ID and is valid. When AgRdy0 is set to 1, command block agent 0 is ready to be written or read. When AgRdy0 is set to 0, command block agent 0 is not ready. This bit defaults to 0 and is set to 0 on a bus reset.
8	AgRdy1	R/O	Agent1 ready. This bit indicates whether Agent1 has been assigned a node ID and is valid. When AgRdy1 is set to 1, command block agent1 is ready to be written or read. When AgRdy1 is set to 0, command block agent1 is not ready. This bit defaults to 0 and is set to 0 on a bus reset.
9	AgRdy2	R/O	Agent2 ready. This bit indicates whether Agent2 has been assigned a node ID and is valid. When AgRdy2 is set to 1, command block agent2 is ready to be written or read. When AgRdy2 is set to 0, command block agent2 is not ready. This bit defaults to 0 and is set to 0 on a bus reset.
10	AgRdy3	R/O	Agent3 ready. This bit indicates whether Agent3 has been assigned a node ID and is valid. When AgRdy3 is set to 1, command block agent3 is ready to be written or read. When AgRdy3 is set to 0, command block agent3 is not ready. This bit defaults to 0 and is set to 0 on a bus reset.
11–13	Reserved	N/A	Reserved
14	MAAckconf	R/W	Management agent ack_conflict. When this bit is set to 1, ack_conflict response is transmitted when the management agent is busy. This bit is the same as MAAckConf at 08h bit 19.
15–17	Reserved	N/A	Reserved
18–23	Budget_Counter	R/O	Budget counter value. This field specifies the current value of the internal budget counter.
24–31	Reserved	N/A	Reserved

### 3.4.7 Reserved at 1Ch

# 3.4.8 PHY Access Register at 20h

This register defaults to 0000 0000h and is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION	
0	RdPy	S/C	Read PHY bit. When RdPy is set to 1, the link sends a read register request with the address equal to PhyRgAd to the PHY. This bit is cleared when the request is sent.	
1	WrPy	S/C	Write PHY bit. When WrPy is set to 1, the link sends a write register request with the address equal to PhyRgAd to the PHY. This bit is cleared when the request is sent.	
2–3	Reserved	N/A	Reserved	
4–7	PhyRgAd	R/W	PHY-register address. The address of the PHY register to be accessed when either WrPy or RdPy is 1.	
8–15	PhyRgData	R/W	PHY-register data. The data to be written to the Phy register when WrPy is 1.	
16–19	Reserved	N/A	Reserved	
20-23	PhyRxAd	R/O	PHY-register-received address. The address of the PHY register from where PhyRxData came.	
24-31	PhyRxData	R/O	PHY-register-received data. The data of PHY register addressed by PhyRxAd.	

# 3.4.9 Bus Reset Register at 24h

This register defaults to FFFF 003Fh and, except for the bits specified, is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–9	BusNumber	R/W	Bus number. The link uses BusNumber as BusID. When a bus reset completes, BusNumber is automatically updated. The host can overwrite BusNumber. This field defaults to 3FFh and is unaffected by a bus reset.
10–15	NodeNum	R/O	Node number. The link uses NodeNum as NodeID. When a bus reset completes, NodeNum is set to an appropriate value. This field defaults to 3Fh and is automatically set by the hardware after a bus reset.
16–19	BRFErr_Code	R/O	Error code in bus reset. When a bus reset occurs, BRFErr_Code is set to the appropriate value. If BRFErr_Code is not zero, the host initiates a bus reset again. The code table is below.  0000 No error  0001 Last self-ID port status is not all children, not the root node  0010 PHY ID is sequence error (not in the correct order)  0011 Inverted quadlet is not the reverse of preceding quadlet  0100 PHY ID sequence error (two gaps in PHY IDs)  0101 PHY ID sequence error (arbitration reset gap in PHY IDs)  0110 PHY ID within self-ID packet does not match  0111 Quadlet/inverted-quadlet sequence error  1000 First 2 bits of the self-ID packet do not match either 01 or 10  1001-1110 reserved  1111 At least one self-ID packet has different GAP count.  This field defaults to 0 and is automatically set by the hardware after a bus reset.
20–25	NodeSum	R/O	Number of nodes in this 1394 topology. When a bus reset occurs, NodeSum is set to the appropriate value. These bits default to 0 and are automatically set by the hardware after a bus reset.
26–31	CFRContID	R/O	Node ID of isochronous resource manager. When a bus reset occurs, CFRContID is set to the appropriate value. This field defaults to 3Fh and is automatically set by the hardware after a bus reset.

## 3.4.10 Time Limit Register at 28h

This register defaults to 0320 08E0h and is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–15	SplitTimeOut	R/W	Split transaction time-out. SplitTimeOut limits the time waiting for the response packet.
			If the response packet is not received when the split transaction timer exceeds the SplitTimeOut period, the transaction failed. Unit is one lso cycle (125 $\mu$ s). This field defaults to 0320h and is unaffected by a bus reset.
16–23	RetryInterval	R/W	Retry interval time. RetryInterval defines the time from the receipt of ack_busy_X to retransmission. Unit is one Iso cycle (125 $\mu$ s). This field defaults to 08h and is unaffected by a bus reset.
24–27	RtryLmt	R/W	Retry limit. RtryLmt limits the number of times the transmitter retries. If RtryLmt is 0, the transmitter shall not attempt retransmission of the busied packet. Otherwise, it retransmits the packet RtryLmt times or until the receipt of acknowledgements other than ack_busy_X. This field defaults to Eh and is unaffected by a bus reset.does
28–31	ORBTimer	R/W	Time elapsed by timer to fetch command block ORB. The timer to fetch command block ORB waits for ORBTimer period before transmitting the read request packet. Unit is one Iso cycle (125 $\mu$ s). This field defaults to 0h and is unaffected by a bus reset.

# 3.4.11 ATF Status Register at 2Ch

This register defaults to 1000 0080h and, except for the bits specified, is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0	ATFFul	R/O	ATF full flag. When the ATF is full, ATFFul is set to 1 and writes are ignored. Otherwise, ATFFul is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
1	ATFAFI	R/O	ATF almost-full flag. While the ATF can accept at least one more quadlet write, ATFAFI is set to 1. Otherwise ATFAFI is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
2	ATFAEm	R/O	ATF almost-empty flag. While the ATF contains only one quadlet, ATFAEm is set to 1. Otherwise, ATFAEm is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
3	ATFEmp	R/O	ATF empty flag. When the ATF is empty, ATFEmp is set to 1. Otherwise ATFEmp is set to 0. This bit defaults to 1 and is set to 1 on a bus reset.
4–18	Reserved	N/A	Reserved
19	ATFCIr	S/C	ATF clear control bit. When ATFClr is set to 1, the ATF is cleared. This bit is cleared automatically once the ATF is cleared. This bit defaults to 0 and is cleared on a bus reset.
20-22	Reserved	N/A	Reserved
23–31	ATF_Size	R/W	ATF size control bits. ATF_Size is equal to the ATF size number in quadlets. This field defaults to 80h and is unaffected by a bus reset.

## 3.4.12 ARF Status Register at 30h

This register defaults to 1000 008Eh and, except for the bits specified, is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0	ARFFul	R/O	ARF full flag. When the ARF is full, ARFFul is set to 1 and writes are ignored. Otherwise, ARFFul is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
1	ARFAFI	R/O	ARF almost-full flag. While the ARF can accept at least one more quadlet, ARFAFI is set to 1. Otherwise ARFAFI is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
2	ARFAEm	R/O	ARF almost-empty flag. While the ARF contains only one quadlet, ARFAEm is set to 1. Otherwise ARFAEm is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
3	ARFEmp	R/O	ARF empty flag. When the ARF is empty, ARFEmp is set to 1. Otherwise, ARFEmp is set to 0. This bit defaults to 1 and is set to 1 on a bus reset.
4–6	Reserved	N/A	Reserved
7–15	ARFThere	R/O	ARF there. The number of quadlets received in the ARF. This field defaults to 0 and is set to 0 on a bus reset.
16	ARFCD	R/O	ARF control bit. When the first quadlet of a packet is read from the ARF data (80h) register, ARFCD is set to 1. This bit defaults to 0 and is set to 0 on a bus reset.
17–18	Reserved	N/A	Reserved
19	ARFCIr	S/C	ARF clear control bit. When ARFCIr is 1, the ARF is cleared of all entries. This bit is cleared after the ARF is cleared. This bit defaults to 0 and is cleared on a bus reset.
20–22	Reserved	N/A	Reserved
23–31	ARF_Size	R/W	ARF_Size control bits. Size is equal to the ARF size number in quadlets. This field defaults to 8Eh and is unaffected by a bus reset.

# 3.4.13 MTQ Status Register at 34h

This register defaults to 1000 0000h and, except for the bits specified, is cleared on a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0	MTQFul	R/O	MTQ full flag. When the MTQ is full, MTQFul is set to 1 and writes are ignored. Otherwise, MTQful is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
1	MTQAFI	R/O	MTQ almost-full flag. While the MTQ can accept only one more quadlet write, MTQAFI is 1. Otherwise, MTQAFI is set to 0. Note: This bit is set after 3 quadlets are written. This bit defaults to 0 and is set to 0 on a bus reset.
2	MTQAEmp	R/O	MTQ almost-empty flag. While the MTQ contains only one quadlet, MTQAEmp is set to 1. Otherwise, MTQAEmp is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
3	MTQEmp	R/O	MTQ empty flag. When the MTQ is empty, MTQEmp is set to 1. Otherwise, MTQEmp is set to 0. This bit defaults to 1 and is set to 1 on a bus reset.
4–18	Reserved	N/A	Reserved
19	MTQCIr	S/C	MTQ clear control bit. When MTQCIr is set to 1, the MTQ is cleared. This bit is cleared after the MTQ is cleared. This bit defaults to 0 and is cleared on a bus reset.
20-31	Reserved	N/A	Reserved

## 3.4.14 MRF Status Register at 38h

This register defaults to 1000 0000h and, except for the bits specified, is cleared on a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0	MRFFul	R/O	MRF full flag. When the MRF is full, MRFFul is set to 1 and writes are ignored. Otherwise, MRFFul is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
1	MRFAFI	R/O	MRF almost-full flag. While the MRF can receive only one more quadlet, MRFAF1 is set to 1. Otherwise, MRFAFI is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
2	MRFAEm	R/O	MRF almost-empty flag. While the MRF contains only one quadlet, MRFAEm is set to 1. Otherwise, MRFAEm is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
3	MRFEmp	R/O	MRF empty flag. While the MRF is empty, MRFEmp is set to 1. Otherwise, MRFEmp is set to 0. This bit defaults to 1 and is set to 1 on a bus reset.
4–6	Reserved	N/A	Reserved
7–15	MRFThere	R/O	MRF there. The number of quadlets received in the MRF. This bit defaults to 0 and is set to 0 on a bus reset.
16	MRFCD	R/O	MRF control bit. When the first quadlet of a packet is read from the MRF data (84h) register, MRFCD is set to 1. This bit defaults to 0 and is set to 0 on a bus reset.
17–18	Reserved	N/A	Reserved
19	MRFCIr	S/C	MRF clear control bit. When MRFClr is set to 1, the MRF is cleared. This bit defaults to 0 and is cleared on a bus reset.
20-31	Reserved	N/A	Reserved

# 3.4.15 CTQ Status Register at 3Ch

This register defaults to 1000 000Fh and, except for the bits specified, is unaffected by a bus reset.

ACRONYM	DIR	DESCRIPTION
CTQFul	R/O	CTQ full flag. While the CTQ is full, CTQFul is set to 1 and writes are ignored. Otherwise, CTQFul is set to 0. Note: (CTQ – 1) size is displayed. This bit defaults to 0 and is set to 0 on a bus reset.
CTQAFI	R/O	CTQ almost-full flag. While the CTQ can accept only one more quadlet write, CTQAFI is set to 1. Otherwise, CTQAFI is set to 0. Note: This bit is set to 0 after 3 quadlets are written (1). This bit defaults to 0 and is set to 0 on a bus reset.
CTQAEm	R/O	CTQ almost-empty flag. While the CTQ has only one quadlet in it, CTQAEm is set to 1. Otherwise, CTQAEm is set to 0. Note: This bit is set to 0 after writing 2 quadlets. This bit defaults to 0 and is set to 0 on a bus reset.
CTQEmp	R/O	CTQ empty flag. When the CTQ is empty, CTQEmp is set to 1. Otherwise, CTQEmp is set to 0. This bit defaults to 1 and is set to 1 on a bus reset.
Reserved	N/A	Reserved
CTQ1Av	R/O	CTQ1 available flag. CTQ can accept one more packet (3 quadlets). This bit defaults to 0 and is set to 0 on a bus reset.
Reserved	N/A	Reserved
CTQCIr	S/C	CTQ clear control bit. When CTQCIr is set, the CTQ is cleared. This bit clears itself after the CTQ is cleared. This bit defaults to 0 and is set to 0 on a bus reset.
Reserved	N/A	Reserved
CTQ_Size	R/W	CTQ size control bits. CTQ_Size is equal to the CTQ size number in quadlets. This field defaults to Fh and remains unaffected by a bus reset.
	CTQFul  CTQAFI  CTQAEm  CTQEmp  Reserved  CTQ1Av  Reserved  CTQCIr  Reserved	CTQFul         R/O           CTQAFI         R/O           CTQAEm         R/O           CTQEmp         R/O           Reserved         N/A           CTQ1Av         R/O           Reserved         N/A           CTQCIr         S/C           Reserved         N/A

NOTE 1: Provides only 3 quadlets.

# 3.4.16 CRF Status Register at 40h

This register defaults to 1000 004Bh and, except for the bits specified, is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0	CRFFul	R/O	CRF full flag. While the CRF is full, CRFFul is set to 1 and writes are ignored. Otherwise, CRFFul is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
1	CRFAFI	R/O	CRF almost-full flag. When the CRF can accept only one more quadlet write, CRFAFI is set to 1. Otherwise, CRFAFI is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
2	CRFAEm	R/O	CRF almost-empty flag. While the CRF has only one quadlet in it, CRFAEm is set to 1. Otherwise, CRFAEm is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
3	CRFEmp	R/O	CRF empty flag. While the CRF is empty, CRFEmp is set to 1. Otherwise, CRFEmp is set to 0. This bit defaults to 1 and is set to 1 on a bus reset.
4–6	Reserved	N/A	Reserved
7–15	CRFThere	R/O	CRF there. The number of quadlets received in the CRF. This bit defaults to 0 and is set to 0 on a bus reset.
16	CRFCD	R/O	CRF control bit. When the first quadlet of a packet is read from the CRF data (88h) register, CRFCD is set to 1. This bit defaults to 0 and is set to 0 on a bus reset.
17–18	Reserved	N/A	Reserved
19	CRFCIr	S/C	CRF clear control bit. When CRFClr is set to 1, the CRF is cleared. This bit clears itself after the CRF is cleared. This bit defaults to 0 and is cleared on a bus reset.
20-22	Reserved	N/A	Reserved
23–31	CRF_Size	R/W	CRF size control bits. CRF_Size is equal to the CRF size number in quadlets.  The minimum size is CORB_SIZE at 44h. This field defaults to 4Bh and is unaffected by a bus reset.

## 3.4.17 ORB Fetch Control Register at 44h

This register defaults to 1008 0F00h and, except for the bits specified, is unaffected by a bus reset.

	ACRONYM	_	OFOUN and, except for the bits specified, is unaffected by a bus reset.  DESCRIPTION		
BITS		DIR			
0	MAgtVld	R/W	Management agent register valid. When the host sets MAgtVld to 1, the Management_Agent_offset in the management agent register (48h) is valid. If the management fetch agent receives the block write request addressed to the management agent register, the management ORB is fetched automatically and written to the MRF. When MAgtVld is set to 0, the Management_Agent_offset is invalid.		
1	MAgtBsy	R/W	Management agent register busy. When the MAgtBsy bit is set to 1, a block write request addressed to the management agent register is rejected ack_busy_x. When the host sets MAgtBsy to 0, the management agent register can accept the block write request. This bit is cleared by the host.		
2	Reserved	N/A	Reserved		
3	MShtFmt	R/W	Management ORB in short format in MRF. When MShtFmt is set to 1, the receiver transforms the received packets containing a fetched management ORB into a short format and places the transformed packet into the MRF. When MShtFmt is set to 0, the receiver places the received packets containing a fetched management ORB into MRF as is. This bit defaults to 1 and is unaffected by a bus reset. See Section 4.5.2 for more detail.		
4–7	MORB_Prior	R/W	Management ORB transmission priority. The read request packet to fetch a management ORB has MORB_Prior in the priority field.		
8–15	CORB_Size	R/W	Command block ORB size. CORB_Size is the size in quadlets of the command block ORBs to be fetched. This field defaults to 08h and is unaffected by a bus reset.		
16	CAg0Vld	R/W	Register of command block agent0 valid. When the host sets CAg0Vld to 1, the Agent_base_offset in the command agent register (4Ch) is valid. If the NodelD is assigned to agent0 by writing to the agent control register (50h), the command block agent0 can receive write/read requests. When the block write request is addressed to the ORB_POINTER register, the command block ORB is fetched automatically and written to the CRF. Otherwise, if NodelD is not assigned to agent0, agent0 rejects any requests. When CAg0Vld is set to 0, the command block Agent_Base_Offset is invalid.		
17	CAg1Vld	R/W	Register of command block agent1 valid. See CAg0Vld.		
18	CAg2Vld	R/W	Register of command block agent2 valid. See CAg0Vld.		
19	CAg3Vld	R/W	Register of command block agent3 valid. See CAg0Vld.		
20	DrBSnp	R/W	Doorbell snoop enable. When DrBSnp is set to 1 and the command block agent receives the quadlet write request addressed to the DOORBELL register, the command block agent fetches the whole command block ORB. When DrBSnp is set to 0 and the command block agent receives the quadlet write request addressed to the DOORBELL register, the command block agent fetches only the next ORB field. This bit defaults to 1 and is unaffected by a bus reset.		
21	DrBFtEn	R/W	Doorbell fetch enable. When DrBFtEn is set to 1 and the command block agent receives the quadlet write request addressed to the DOORBELL register, the command block ORB is automatically fetched and stored into the CRF. The agent's DrBII in the agent status register (5Ch) is set to 1. When DrBFtEn is set to 0 and the command block agent receives the quadlet write request to the DOORBELL register, the command block ORB is not fetched automatically. The agent's DrBII in the agent status register (5Ch) is set to 1. This bit defaults to 1 and is unaffected by a bus reset.		
22	CnxFtEn	R/W	Next command block ORB fetch enable. When CnxFtEn is set to 1 and the receiver receives a command block ORB whose the next_ORB field of the command block ORB is not null, the next valid command block ORB is fetched automatically. When CnxFtEn is set to 0 and the receiver receives a command block ORB whose next_ORB field is not null, the next command block ORB is not fetched automatically. This bit defaults to 1 and is unaffected by a bus reset.		
23	CShtFmt	R/W	Command block ORB in short format in CRF. When CShtFmt is set to 1, the receiver transforms the received packets containing a fetched command block ORB into a short format and places the transformed packet into the CRF. Refer to Section 4.5.2. When CShtFmt is set to 0, the receiver must store the received packets containing a fetched command block ORB into CRF as is. This bit defaults to 1 and is unaffected by a bus reset.		
24	CAg0Rdy	S/C	Command block agent 0 is ready to fetch the command block ORB. When command block agent is ready to fetch the command block ORB, this bit is set to 1. When the host writes 1 on CAg0Rdy, it is set to 0 and the agent fetches the command block ORB and places it into the CRF.		
25	CAg1Rdy	S/C	Command block agent1 is ready to fetch the command block ORB. See CAg0Rdy.		
26	CAg2Rdy	S/C	Command block agent2 is ready to fetch the command block ORB. See CAg0Rdy.		
27	CAg3Rdy	S/C	Command block agent3 is ready to fetch the command block ORB. See CAg0Rdy.		
28–31	CORB_Prior	R/W	Command block ORB transmission priority. The read request packet to fetch a command block ORB has CORB_Prior in the priority field.		

## 3.4.18 Management Agent Register at 48h

This register defaults to 0000 4000h and is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–7	Reserved	N/A	Reserved
8–31	Management_Agent_offset	R/W	Management agent offset. This contains the offset in quadlets from FFFF F000 0000h [bytes] to the base address of the management agent register. This value should not be less than 00 4000h. This field defaults to 4000h and is unaffected by a bus reset.
			Note: To assure quadlet access, the two least significant bits of the Management_Agent_offset must be 00.

## 3.4.19 Command Agent Register at 4Ch

This register defaults to 0000 0000h and is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–7	Reserved	N/A	Reserved
8–31	Agent_base_offset	R/W	Agent base offset. This contains the offset in quadlets from FFFF F000 0000h [bytes] to the base address of the command block agent0 register. Agent_base_offset should not be less than 00 4000h. The base register address of each command block agent is specified as follows:  Agent0[byte] = FFFF F000 0000h + Agent_base_offset[quadlet] * 100b  Agent1[byte] = Agent0 + 20h  Agent2[byte] = Agent1 + 20h  Agent3[byte] = Agent2 + 20h  Note: To assure quadlet access the two least significant bits of the Agent_base_offset must be 00.

# 3.4.20 Agent Control Register at 50h

This register defaults to 0000 FFFFh and is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–1	AgtNmb	R/W	Command block agent number. The host can read the ORBPointer registers of AgtNmb from the ORB Pointer1 (54h) and ORB Pointer2 (58h) registers. This number is also used to set the NodeID for each agent.
2–10	Reserved	N/A	Reserved
11	USTIEn	R/W	Unsolicited status tLabel control enable. When USTIEn is set to 1 and the host writes a packet with tLabel (tl=111b+AgtNmb+ 0 or 1, where 0 or 1 is determined by the host) on Write First (70h), UnStEn0-UnStEn3 in 5Ch is cleared automatically. When USTIEn is set to 0 and the host writes a packet with tLabel (tl=111b+AgtNmb+0 or 1) on Write First(70h), UnSEn0-UnSEn3 is not cleared automatically.
12	AgntVld	S/C	Agent valid NodeID. When AgntVld is set to 1 with AgtNmb, then the NodeID corresponding to the agent is valid. This bit defaults to 0 and is set to 0 on a bus reset.
13	Reserved	N/A	Reserved
14	WrNdID	S/C	Write NodelD of each agent. When WrNdID is set to 1 and the AgtNmb and Agent_NodelD are assigned, the command block agent of AgtNmb is assigned to Agent_NodelD. This bit is cleared after this assignment.
15	RdNdID	S/C	Read NodelD of each agent. When RdNdID is set to 1 and AgtNmb is assigned, the host can read the NodelD assigned to the command block agent of AgtNmb from Agent_NodelD. This bit is cleared after a read.
16–31	Agent_NodeID	R/W	NodelD assigned to each agent. When WrNdID is set to 1 the Agent_NodelD is assigned to the command block agent of AgtNmb. Agent_NodelD represents the NodelD assigned to the command block agent of AgtNmb after RdNdID is set to 1. A BusReset does not affect Agent_NodelD, but because the agent is not ready after a bus reset, the host controller writes NodelD again to activate the agent. These bits default to FFFFh and are unaffected by a bus reset.

## 3.4.21 ORB Pointer Register 1 at 54h

This register defaults to 0000 0000h and is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–15	Reserved	N/A	Reserved
16–31	ORB_destination_offset_hi	R/O	ORB destination offset hi in ORBPointer. These bits contain the destination offset high part of the ORB pointer register contained in the agent indicated by AgtNmb in the agent control register (50h). This field defaults to 0h and is unaffected by a bus reset.

## 3.4.22 ORB Pointer Register 2 at 58h

This register defaults to 0000 0000h and is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–31	ORB_destination_offset_lo	R/O	ORB destination offset low in ORBPointer. These bits contain the destination offset low part of the orb pointer register contained in the agent indicated by AgtNmb in the agent control register (50h). This register defaults to 0h and is unaffected by a bus reset.  Note: The value of the register returns to the default value when the initiator being logged resets the agent.

## 3.4.23 Agent Status Register at 5Ch

There are four command block agents. Each agent has State, DrBII and UnStEn status bits and Dead, Rst, DrBCIr and USECIr control bits. This register defaults to 0000 0000h and is cleared to 0000 0000h on a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–1	State0	R/O	State of the command block agent0. State0 shows the state of each command block agent 0.
			00: Reset, 01: Active, 10: Suspended, 11: Dead.
2	DrBII0	R/O	DoorBell variable of the command block agent0. When the DOORBELL register receives a quadlet write request, DrBll0 is set to 1. When the host writes 1 on DrBClr0, DrBll0 is set to 0.
3	UnStEn0	R/O	Unsolicited status enable variable of the command block agent0. When the UNSOLICITED_STATUS_EN-ABLE register receives a quadlet write request, UnStEn0 is set to 1. If USTIEn in the agent control register (50h) is set to 1, the transmission of a packet with tLabel (tl=111b+AgtNmb+ 0 or 1, where 0 or 1 is determined by the host) clears UnStEn0. When the host writes 1 to USECIr0, USECIr0 is cleared.
4	Dead0	S/C	Dead state control bit. When Dead0 is set to 1, State0 is set to 11b.
5	Rst0	S/C	Reset state control bit. When Rst0 is set to 1, State0 is set to 00b.
6	DrBClr0	S/C	DoorBell variable clear bit. When DrBClr0 is set to 1, DrBll0 is set to 0.
7	USECIr0	S/C	Unsolicited status enable variable clear bit. When USECIr0 is set to 1, UnStEn0 is cleared.
8–9	State1	R/O	Functionality is the same as State0.
10	DrBII1	R/O	Functionality is the same as DrBII0.
11	UnStEn1	R/O	Functionality is the same as UnStEn0.
12	Dead1	S/C	Functionality is the same as Dead0.
13	Rst1	S/C	Functionality is the same as Rst0.
14	DrBClr1	S/C	Functionality is the same as DrBClr0.
15	USECIr1	S/C	Functionality is the same as USECIr0.
16–17	State2	R/O	Functionality is the same as State0.
18	DrBll2	R/O	Functionality is the same as DrBII0.
19	UnStEn2	R/O	Functionality is the same as UnStEn0.
20	Dead2	S/C	Functionality is the same as Dead0.
21	Rst2	S/C	Functionality is the same as Rst0.
22	DrBClr2	S/C	Functionality is the same as DrBClr0.
23	USECIr2	S/C	Functionality is the same as USECIr0.
24–25	State3	R/O	Functionality is the same as State0.
26	DrBII3	R/O	Functionality is the same as DrBII0.
27	UnStEn3	R/O	Functionality is the same as UnStEn0.
28	Dead3	S/C	Functionality is the same as Dead0.
29	Rst3	S/C	Functionality is the same as Rst0.
30	DrBClr3	S/C	Functionality is the same as DrBClr0.
31	USECIr3	S/C	Functionality is the same as USECIr0.

## 3.4.24 Transaction Timer Control Register at 60h

The timer manages all transactions from the request FIFOs. The transaction timer control register provides the status and control of those transactions. This register defaults to FA00 0000h and, except for the specified bits, is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0	DTTxEd	R/O	DTF transaction end. When the DTF transaction has completed, DTTxEd is set to 1. When the DTF transaction begins, DTTxEd is set to 0. It defaults to 1 and is set to 1 on a bus reset.
1	DRTxEd	R/O	DRF transaction end. When the DRF transaction has completed, DRTxEd is set to 1. When the DRF transaction begins, DRTxEd is set to 0. It defaults to 1 and is set to 1 on a bus reset.
2	ATTxEd	R/O	ATF transaction end. When the ATF transaction has completed, ATTxEd is set to 1. When the ATF transaction begins, ATTxEd is set to 0. It defaults to 1 and is set to 1 on a bus reset.
3	MTTxEd	R/O	MTQ transaction end. When the MTQ transaction has completed, MTTxEd is set to 1. When the MTQ transaction begins, MTTxEd is set to 0. It defaults to 1 and is set to 1 on a bus reset.
4	CTTxEd	R/O	CTQ transaction end. When the CTQ transaction has completed, CTTxEd is set to 1. When the CTQ transaction begins, CTTxEd is set to 0. It defaults to 1 and is set to 1 on a bus reset.
5	Reserved	N/A	Reserved
6	ARTxEd	R/O	Autoresponse transaction end. When the autoresponse transaction has completed, ARTxEd is set to 1. When the autoresponse transaction begins, ARTxEd is set to 0. It defaults to 1 and is set to 1 on a bus reset.
7	Reserved	N/A	Reserved
8	DTErr	R/O	DTF transaction error. If the DTF transaction ends with errors or the DTF transaction is aborted (TxAbrt at 60h), DTErr is set to 1. Otherwise, if it ends without errors or the DTF transaction begins, DTErr is set to 0. It defaults to 0 and is unaffected by a bus reset.
9	DRErr	R/O	DRF transaction error. If the DRF transaction ends with errors, DRErr is set to 1. Otherwise, if it ends without errors or the DRF transaction begins, DRErr is set to 0. It defaults to 0 and is unaffected by a bus reset.
10	ATErr	R/O	ATF transaction error. If the ATF transaction ends with errors, ATErr is set to 1. Otherwise, if it ends without errors or the ATF transaction begins, ATErr is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
11	MTErr	R/O	MTQ transaction error. If the MTQ transaction ends with errors, MTErr is set to 1. Otherwise, if it ends without errors or the MTQ transaction begins, MTErr is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
12	CTErr	R/O	CTQ transaction error. If the CTQ transaction ends with errors, CTErr is set to 1. Otherwise, if it ends with no errors or the CTQ transaction begins, CTErr is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
13	Reserved	N/A	Reserved
14	ARErr	R/O	Autoresponse transaction error. If the autoresponse transaction ends with errors, ARErr is set to 1. Otherwise, if it ends with no errors or the autoresponse transaction begins, ARErr is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
15	Reserved	N/A	Reserved
16	DTRtry	R/O	DTF retry. When the DTF transaction begins retrying because of a received ack_busy_X, DTRtry is set to 1. When the retry transaction from the DTF ends and acknowledgements other than ack_busy_X, a retry time-out, or a bus reset was received, DTRtry is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
17	DRRtry	R/O	DRF retry. When the DRF transaction begins retrying because of a received ack_busy_X, DRRtry is set to 1. When the retry transaction from DRF ends because acknowledgements other than ack_busy_X, a retry time-out, or a bus reset was received, DRRtry is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
18	ATRtry	R/O	ATF retry. When the ATF transaction begins retrying because of a received ack_busy_X, ATRtry is set to 1. When the retry transaction from ATF ends because acknowledgements other than ack_busy_X, a retry time-out, or a bus reset was received, ATRtry is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
19	MTRtry	R/O	MTQ retry. When the MTQ transaction begins retrying because of a received ack_busy_X, MTRtry is set to 1. When the retry transaction from MTQ ends because acknowledgements other than ack_busy_X, a retry time-out, or a bus reset was received, MTRtry is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
20	CTRtry	R/O	CTQ retry. When the CTA transaction begins retrying because of a received ack_busy_X, CTRtry is set to 1. When the retry transaction from CTQ ends because acknowledgements other than ack_busy_X, a retry time-out, or a bus reset was received, CTRtry is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
21	Reserved	N/A	Reserved

BITS	ACRONYM	DIR	DESCRIPTION
22	ARRtry	R/O	Autoresponse retry. When the autoresponse transaction begins retrying because of a received ack_busy_X, ARRtry is set to 1. When the autoresponse retry transaction ends because an acknowledgement other than ack_busy_X, a retry time-out, or a bus reset was received, ARRtry is set to 0. This bit defaults to 0 and is set to 0 on a bus reset.
23	Reserved	N/A	Reserved
24–27	TimrNo	R/W	Transaction timer number. The host writes to TimrNo to indicate which timer to control and status. The timer selected by TimrNo determines the FIFO timer controlled by TxAbrt and HldRtr, and the status read from transaction timer status1-3 (64h–6Ch). This field defaults to 0 and is set to 0 on a bus reset.  Oh: The timer of transmission from DTF  1h: The timer of transmission from DRF  2h: The timer of transmission from MTQ  4h: The timer of transmission from CTQ  5h: Reserved  6h: The timer of autoresponse(AR) transmission  7h: Reserved
28	TxAbrt	S/C	Transaction abort. When TxAbrt is set to 1, the transaction of the timer indicated in TimrNo is aborted. TxAbrt clears itself after the abort. This bit defaults to 0 and is set to 0 on a bus reset.  Note: DTErr (60h) is set to 1 when the DTF transaction is aborted.
29	HldTr	S/C	Hold transmission. When HldTr is set to 1, the transmission of the timer indicated in TimerNo is suspended. If both HldTr and RlsTr are set to 1 at the same time, HldTr is ignored and the transaction is aborted. This bit defaults to 0 and is set to 0 on a bus reset.  Note: It is necessary to set this bit to 1 when writing to the ATF, the MTQ, and the CTQ. Then transmit packet by setting RlsTr to 1.
30	RlsTr	S/C	Release transmission. When RIsTr is set to 1, the suspended transmission of the timer indicated by TimerNo is released/restarted. RIsTr clears itself after the transmission is released. This bit defaults to 0 and is set to 0 on a bus reset.
31	Reserved	N/A	Reserved

## 3.4.25 Transaction Timer Status Registers at 64h, 68h, 6Ch

These registers default to 0000 0000h and are set to 0000 0000h on a bus reset. These registers are the status registers of the timer selected by TimrNo at 60h.

## 3.4.25.1 Transaction Timer Status Register 1 at 64h

BITS	ACRONYM	DIR	DESCRIPTION
0–15	Destination_ID	R/O	TimerNo's transmitting destination ID. The timer defined by TimrNo at 60h is transmitting or has transmitted the request packet to the destination ID in the last transaction.
16–31	Destination_offset_hi	R/O	TimerNo's transmitting destination offset high. The timer defined by TimrNo at 60h is transmitting or has transmitted the request packet to Destination_offset_hi in the last transaction.

# 3.4.25.2 Transaction Timer Status Register 2 at 68h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	Destination_offset_lo		TimerNo's transmitting destination offset low. The timer defined by TimrNo at 60h is transmitting or has transmitted the request packet to Destination_offset_lo in the last transaction.

#### 3.4.25.3 Transaction Timer Status Register 3 at 6Ch

BITS	ACRONYM	DIR	DESCRIPTION
0–3	tCode	R/O	TimerNo's transmitting tCode. The tCode of the packet that the timer defined by TimrNo at 60h is transmitting or has transmitted in the last transaction.
4–5	Spd	R/O	TimerNo's transmitting speed. The speed of the packet that timer defined by TimrNo at 60h is transmitting or has transmitted in the last transaction.
6–11	tLabel	R/O	TimerNo's transmitting tLabel. The tLabel of the packet that the timer defined by TimrNo at 60h is transmitting or has transmitted in the last transaction.
12–15	Retry_Counter	R/O	TimerNo's transmitting retry counter. The limit set by the Retry_Counter of the packet that the timer defined by TimrNo at 60h is transmitting or has transmitted in the last transaction.
16–31	SplitTrTimer	R/O	TimerNo's transmitting split transaction timer. The SplitTrTimer period that the timer defined by TimrNo at 60h is waiting or has waited for the response packet in the last transaction. This timer increments on the cycle-start packets.

### 3.4.26 Write-First, Write-Continue, and Write-Update Registers at 70h, 74h, 78h

These registers default to 0000 0000h and are set to 0000 0000h on a bus reset.

### 3.4.26.1 Write-First Register at 70h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	Write_First	W/O	Write the first quadlet of the packet to ATF, MTQ or CTQ. This write-only register provides the host with the capability to write the first quadlet of a transmit packet to the transmitting FIFO.
			The values of tLabel and tCode determine to which FIFO (ATF,MTQ or CTQ) the written packet is delivered.

#### 3.4.26.2 Write-Continue Register at 74h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	Write_Continue	W/O	Write any quadlet other than the first or the last quadlet to ATF, MTQ or CTQ. This write-only register provides the host with the capability to write any quadlet other than the first or last of a transmit packet to the transmitting FIFO. The transmitting FIFO was determined when the host wrote to the Write_First (70h) register.

#### 3.4.26.3 Write-Update Register at 78h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	Write_Update		Write the last quadlet of the packet. This-write only register provides the host with the capability to write the last quadlet of a transmit packet to transmitting FIFO. The transmitting FIFO was determined when the host wrote to the Write_First (70h) register.

#### 3.4.27 Reserved at 7Ch

### 3.4.28 ARF, MRF, and CRF Data Read Registers at 80h, 84h, 88h

These registers default to 0000 0000h and are set to 0000 0000h on a bus reset.

#### 3.4.28.1 ARF Data Read Register at 80h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	ARFRead		ARF data read access register. This read-only register provides the host with the capability to read a quadlet of the received packet from the ARF. Each read outputs the next quadlet from the ARF. If the ARF is empty, the last valid value is read.

### 3.4.28.2 MRF Data Read Register at 84h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	MRFRead		MRF data read access register. This read-only register provides the host with the capability to read a quadlet of the received packet from the MRF. Each read outputs the next quadlet from the MRF. If the MRF is empty, the last valid value is read.

## 3.4.28.3 CRF Data Read Register at 88h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	CRFRead	R/O	CRF data read access register. This read-only register provides the host with the capability to read a quadlet of the received packet from the CRF. Each read outputs the next quadlet from the CRF. If the CRF is empty, the last valid value is read.

## 3.4.29 Configuration ROM Control Register at 8Ch

This register defaults to 0000 0000h and is unaffected by a bus reset. This register must be quadlet aligned.

BITS	ACRONYM	DIR	DESCRIPTION
0–5	Reserved	N/A	Reserved
6–15	AR_CSR_Size	R/W	Autoresponse in configuration ROM size. AR_CSR_Size is equal to the byte size number responded to automatically in the ConfigROM. AR_CSR_Size must be less than 228h.
16–20	Reserved	N/A	Reserved.
21–31	CSR_Size	R/W	Configuration ROM Size. CSR_Size is equal to the ConifgROM size number in bytes. CSR_Size must be less than 400h.

# 3.4.30 DMA Control Register at 90h

This register defaults to 0029 2440h and, except for the bits specified, is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0	DMARW	R/W	DMA read/write. This bit controls the DMA input/output (to/from TSB43AA82) mode control for particular bus mode. When DMARW is set to 1, the DMA bulky interface is used for input. When DMARW is set to 0, DMA bulky interface is used for output. This bit defaults to 0 and is set to 0 on a bus reset.
1	Reserved	N/A	Reserved
2	DRFEn	R/W	DRF enable. When DRFEn is set to 1, the DRF is enabled to receive data. When DRFEn is set to 0, the DRF is disabled to receive data.
3	DTFEn	R/W	DTF enable. When DTFEn is set to 1, the DTF is enabled to transmit data. When DTFEn is set to 0, the DTF is disabled to transmit data. This bit is active only when DTPktz = 0. This bit defaults to 0 and is set to 0 on a bus reset. NOTE: DTFCIr must be set before setting DTFEn. Failure to set DTFCIr results in a transmit error.
4	DRPktz	R/W	DRF packetizer enable. When DRPktz is set to 1, the DRF packetizer is ready to transmit read request packets. When DRPktz is set to 0, it is not ready to transmit read request packets and the DRF is in DPP mode.
5	DTPktz	R/W	DTF packetizer enable. When DTPktz is set to 1, the DTF packetizer is ready to transmit write request packets. When DTPktz is set to 0, it is not ready to transmit write request packets.
6	DRSpDis	R/W	DRF packetizer split transaction disabled. When DRSpDis is set to 0, the DRF packetizer waits for the response packet if the transaction is acknowledged with an ack_pending. When DRSpDis is set to 1, the DRF packetizer does not wait for the response packet even if the transaction is acknowledged with an ack_pending.
7	DTSpDis	R/W	DTF packetizer split transaction disable. When DTSpDis is set to 0, the DTF packetizer waits for the response packet if the transaction is acknowledged with an ack_pending. When DTSpDis is set to 1, the DTF packetizer does not wait for the response packet even if the transaction is acknowledged with ack_pending.
8–9	DhdSel	R/W	DTx header select. 00: write request header, 01: DTF packetizer status, 10: read request header, 11: DRF packetizer status
10	RconfSnglpkt	R/W	Receive confirm for each single packet. When RconfSnglpkt is set to 1, each quadlet read from the DRF reflects the value of the DRF status. Otherwise DRF status is updated for every packet received. This bit defaults to 1 and is unaffected by a bus reset.
11	LongBlk	R/W	Long block size. LongBlk determines whether the DTF_BlockSize or the DTF_BlockCount are used in registers B0h and B4h.
12	QuadSend	R/W	Quadlet request send. When QuadSend is set to 1, the packetizer translates a 4-byte block request to a quadlet request packet. When QuadSend is set to 0, a 4-byte block request is used. This bit defaults to 1 and is unaffected by a bus reset.
13	QuadBndry	R/W	When QuadBndry is set to 1, the packetizer aligns the quadlet address boundary in the first request packet.

BITS	ACRONYM	DIR	DESCRIPTION
14	CheckPg	R/W	Check page table. When CheckPg is set to 1, page table entry consistency with the configuration ROM is checked. If any error is observed, an interrupt is initiated, and DTFEnd or DRFEnd set is to 1.
15	AutoPg	R/W	AutoPaging. When AutoPg is set to 1, the auto paging function is enabled. Page table read requests are automatically initiated. This bit defaults to 1 and is unaffected by a bus reset.
16–18	DRPageFetchSiz	R/W	Data read page fetch size. This field specifies the number of page table entries to be read by a single read request packet. 2^(DRPageFetchSize+3) bytes are fetched by single read request. This field defaults to 001b and is unaffected by a bus reset.
19–21	DTPageFetchSiz	R/W	Data transmit page fetch size. This field specifies the number of page table entries to be read by single read request packet. 2^(DTPageFetchSize+3) bytes are fetched by single read request. It defaults to 001b and is unaffected by a bus reset.
22	Dackpnd	R/W	Data acknowledge pending. When Dackpnd is set to 0, ack_complete acknowledge requests are written to the BDFIFO rather than ack_pending.
23	Drespcmp	R/W	DRF response complete. When Dackpnd is 0 and Drespcmp is 1, the ack_complete is automatically sent by AutoResponse.
24	DTHdls	R/W	DTF header insert mode. When DTHdls is set to 1, DTx Header0 – 3 at E8h-F4h are inserted as the header of the data transmitted from the DTF. The chip expects the host to load the DTF with data that contains no header. When DTHdls is set to 0, the chip expects the DTF to contain complete formatted 1394 packets.
25	Dpause	R/W	DRF pause. When Dpause is set to 1, the transfer of the packet in the DRF is paused after DRF Header 0 - 3 at D0h–DCh and DRF trailer register at E0h are updated. When Dpause is set to 0, the transfer of the packet in the DRF is continued after DRF Header 0 – 3 at D0h–DCh and DRF trailer register at E0h are updated. This bit defaults to 1.
26	DRStPS	R/W	DRF sets Dpause automatically. When DRStPS is set to 1, the packetizer does not send the next read request until the receiving data is read from the bulky data interface.
27	DRHStr	R/W	DRF header strip mode. When DRHStr is set to 1, the header is stripped from the packet and only data payload is delivered to the host. The stripped header is copied to DRF Header 0 – 3 at D0h–DCh and DRF trailer register at E0h.
28	DRDSel	R/W	DRF receiving data destination select. When DRDSel is set to 1, the received packets are transferred to the host through the bulky DMA I/F. When DRDSel is set to 0, the host has read access to the DRF by reading received data from DRF data at ACh.
29	DTDSel	R/W	DTF transmitting data source select. When DTDSel is set to 1, the host has write access to the DTF through the DMA bulky IF. When DTDSel is set to 0, the host has write access to DTF by writing transmitted data on DTF first and continue register at A4h and DTF update register at A8h.
30	DRFCIr	S/C	DRF clear control bit. When DRFCIr is set to 1, data in the DRF is cleared. NOTE: (DPP mode) Signal BDOAvail (9Ch) is not negated after the DRF is cleared. BDORst (94h) must be set after DRFCIr.
31	DTFClr	S/C	DTF clear control bit. When DTFCIr is set to 1, data in the DTF is cleared.

## 3.4.31 Bulky Interface Control Register at 94h

This register defaults to 1680 0121 and, except for the bits specified, is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–2	Reserved	N/A	Reserved
3–5	MTRBufSiz	R/W	Specifies DRF status block buffer. MTRBufSiz is the size of the DRF status block buffer in quadlets. These bits default to 101b and are unaffected by a bus reset (see Note 1).
			000b: 0 quadlets, 001b: 2 quadlets, 010b: 4 quadlets, 011b: 6 quadlets, 101b: 100b: 8 quadlets, 101b: 10 quadlets, 110b: 12 quadlets, 111b: 14 quadlets
6–8	MTTBufSiz	R/W	Specifies DTF status block buffer. MTTBufSiz is the size of the DTF status block buffer in quadlets. These bits default to 101b and is unaffected by a bus reset (see Note 1).  000b: 0 quadlets, 001b: 2 quadlets, 010b: 4 quadlets, 011b: 6 quadlets, 110b: 8 quadlets, 101b: 10 quadlets, 110b: 12 quadlets, 111b: 14 quadlets
9	BDAckCtl	R/W	Active high control for BDACK terminal. When BDAcKCtl is set to 1, BDAck is active high. When BDAcKCtl is set to 0, BDACK is active low.
10	Reserved	N/A	Reserved
11	ATAckCtl	R/W	Active high control for ATACK terminal. When ATAckCtl is set to 1, ATACK is active high. When AckCtl is set to 0, ATACK is active low.
12	BIBsyCtl	R/W	Active high control for BDIBUSY terminal. When BIBsyCtl is set to 1, BDIBUSY is active high. When BIBsyCtl is set to 0, BDIBUSY is active low.
13	BOAvCtl	R/W	Active high control for BDOAVAIL terminal. When BOAvCtl is set to 1, BDOAVAIL is active high. When BOAvCtl is set to 0, BDOAVAIL is active low.
14	BOEnCtl	R/W	Active high control for BDOEN terminal. When BOEnCtl is set to 1, BDOEN is active high. When BOEnCtl is set to 0, BDOEN is active low.
15	BIEnCtl	R/W	Active high control for BDIEN terminal. When BIEnCtl is set to 1, BDIEN is active high. When BIEnCtl is set to 0, BDIEN is active low.
16	BLECtl	R/W	BDIO data little-endian control. When BLECtl is set to 1, the DMA port is in little endian mode.
17	AutoPad	R/W	Automatic padding. When AutoPad is set to 1, data that is not quadlet aligned is automatically padded with zeros. When AutoPad is set to 0, data that is not quadlet aligned is aligned by the DMA bulky interface.
18–21	BDIDelay	R/W	BDIDelay. These bits must be set to 0 when the register is written
22–23	BDOMode	R/W	BDOMode. See Section 12. These bits default to 01b and are unaffected by a bus reset.
24	Burst	R/W	Burst mode. When this bit is set to 1, the bulky DMA I/F operates in burst mode.
25–27	BDIMode	R/W	BDIMODE. See Section 12. These bits default to 010b and are unaffected by a bus reset.
28	RcvPad	R/W	Received data padding bits to the BDIF. Data must be written through to the BDIF in quadlet multiples. If a packet does not end on a quadlet boundary, zeros are padded to the last quadlet automatically. When RcvPad is set to 1, 1394 is allowed to pad bits to the BDIF. The BDIF does not strip the zeros inserted into received packets prior to transferring them to the BDIF. When RcvPad is set to 0, 1394 is not allowed to pad bits to the BDIF.
29	BDORst	S/C	BDO logic reset. When BDORst is set to 1, BDO logic is reset. A BDO reset is recommended when 94h is modified. This bit defaults to 0 and is set to 0 on a bus reset.
30	BDIRst	S/C	BDI logic reset. When BDIRst is set to 1, BDI logic is reset. A BDI reset is recommended when 94h is modified. This bit defaults to 0 and is set to 0 on a bus reset
31	BDOTris	R/W	BDO 3-state. When BDOTris is set to 1, the BDO data bus, BDIO[15:8], is forced to a high-impedance state (this does not effect BDREQ). This bit defaults to 1 and is unaffected on a bus reset.

NOTE 1: RAM size (quadlets) is partitioned according to the following equation.

AR\_CSR\_Siz(8Ch)+DTFPTBufSiz(98h)+DRFPTBufSiz(98h)+MTTBufSiz(94h)+MTRBufSiz(94h)+LOGSize = 126 quadlets

### 3.4.32 DTF/DRF and DTF/DRF Page Table Size Register at 98h

This register defaults to 0000 0000h and is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–5	DTFPTBufSiz	R/W	DTF page table fetch buffer size. DTFPTBufSiz is the buffer size in quadlets for the DTF page table fetching (see Note 1).
6–15	DTF_Size	R/W	DTF size control bits. DTF_Size is equal to the DTF size number in units of 4 quadlets.
16–21	DRFPTBufSiz	R/W	DRF page table fetch buffer size. DRFPTBufSiz is the buffer size in quadlets for the DRF page table fetching (see Note 1).
22–31	DRF_Size	R/W	DRF size control bits. DRF_Size is equal to the DRF size number in units of 4 quadlets. These bits default to 40h.

NOTE 1: RAM size (quadlets) is partitioned according to the following equation.

AR\_CSR\_Siz(8Ch)+DTFPTBufSiz(98h)+DRFPTBufSiz(98h)+MTTBufSiz(94h)+MTRBufSiz(94h)+LOGSize = 126 quadlets

### 3.4.33 DTF/DRF Available Register at 9Ch

This register defaults to 8000 C000h and, except for the specified bits, is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0	DTFEmpty	R/O	DTF empty flag. DTFEmpty specifies the DTF status. When the DTF is empty, this bit is set to 1. This bit defaults to 1 and is set to 1 on a bus reset.
1–5	Reserved	N/A	Reserved
6–15	DTFAvail	R/O	DTF available flag. DTF has space available for DTFAvail quadlets. Remaining size is displayed in quadlets. These bits default to 0 and are unaffected by a bus reset.
16	DRFEmpty	R/O	DRF empty flag. DRFEmpty specifies the DRF status. When the DRF is empty, this bit is set to 1. This bit defaults to 1 and is set to 1 on a bus reset.
17	BDOAvail	R/O	This bit reflects the status of BDOAVAIL terminal. Note: This bit is not always equal to BDOAVAIL output because the polarity of BDOAVAIL is set by BOAvCtl (94h bit 13). This bit defaults to 1.
18–21	Reserved	N/A	Reserved
22–31	DRFThere	R/W	DRF there flag. The number of quadlets received in the DRF. These bits default to 0 and are unaffected by a bus reset.  Note: Do not read out data more than the displayed size. (The numerical value of this counter decreases and becomes negative.)

### 3.4.34 DTF/DRF Acknowledge Register at A0h

This register defaults to 0000 0000h and is set to 0000 0000h on a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–6	Reserved	N/A	Reserved
7	DRAErr	R/O	DRF ack error. When the ack received has a parity error or length error, AckErr (E8h, bit 11) is set to 1. When the ack has no errors or an ack has not been received yet, AckErr is set to 0.
8–11	DRxAck	R/O	DRF transmitter acknowledge received. The last ackcode received for a read request packet for the DRF. The value is updated each time the ack is received.
12–14	Reserved	N/A	Reserved
15	DRAVal	R/O	DRF ack valid. This bit specifies whether DRxAck has been already read. When DRxAck has not been read, DRAVal is 1. When DRxAck has been read, DRAVal is 0.
16–22	Reserved	N/A	Reserved
23	DTAErr	R/O	DTF ack error. When the ack received had a parity error or length error, AckErr (E8h, bit 11) is set to 1. When the ack has no error or an ack has not been received, AckErr is set to 0.
24–27	DTxAck	R/O	DTF transmitter acknowledge received. The last ack code received for the packet transmitted from DTF. The value is updated each time the ack is received.
28-30	Reserved	N/A	Reserved
31	DTAVal	R/O	DTF ack valid. This bit specifies whether DtxAck has already been read. When DtxAck has not been read, DTAVal is set to 1. When DtxAck has already been read, DTAVal is set to 0.

#### 3.4.35 DTF First and Continue Register at A4h

This register defaults to 0000 0000h and is set to 0000 0000h on a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DTF_First&Continue		Write DTF first and continue. This write-only register provides the host with the capability to write the quadlets of a transmit packet, except the last quadlet, to the DTF.

#### 3.4.36 DTF Update Register at A8h

This register defaults to 0000 0000h and is set to 0000 0000h on a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DTF_Update		DTF update. This write-only register provides the host with the capability to write the last quadlet of a transmit packet to DTF. Once written, the packet is transmitted.

### 3.4.37 DRF Data Read Register at ACh

This register defaults to 0000 0000h and is set to 0000 0000h on a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DRFRead		DRF data read access register. This read-only register provides the host with the capability to read the data quadlet of a received packet from the DRF. Each read outputs the next quadlet from the DRF. If the DRF is empty, the last valid value is read.

### 3.4.38 DTF Control Registers at B0h, B4h, B8h, and BCh

The values in this register are N/A when DTpktz = 0 at 90h. Unless otherwise specified, these registers default to 0000 0000h and, except for the specified bits, are unaffected by a bus reset.

### 3.4.38.1 DTF Control Register 0 at B0h

BITS	ACRONYM	DIR	DESCRIPTION			
0	DTFCTL0	R/W	DTF packetizer transmit control. This bit depends on the current bus condition. Table 3-2 describes the read and write values of this control bit.			
1	DTFCTL1	R/W	DTF packetizer transmit control. This bit depends on the current bus condition. Table 3-2 describes the read and write values of this control bit.			
2	DTFClr/DTFst	R/W	DTF clear control bit (write)/DTFStatus transmit (read).			
			DTF clear control bit: When DTFCIr is set to 1, data in the DTF is cleared. This bit is set to 0 automatically after the DTF is cleared. DTFCIr/DTFst must not be asserted when DTFCII is busy. When this bit is read it specifies the current transfer transaction status. DTF packetizer transfer status: DTFSt represents the DTF transaction status data. When set to 1 this bit indicates that the transaction is active.			
			Note: DTF_destination_ID (B8h) data is required before this bit is set to 1.			
3	DTFNdldval	R/O	DTF NodeID valid. This bit represents a valid NodeID in DTF destination ID. Writing to DTF destination I (bits 0–15 at B8h) sets this bit to 1, and a bus reset clears this bit to 0. This bit should be 1 when th DTF_destination_ID at B8h is reset. This bit defaults to 0 and is set to 0 on a bus reset.			
4	DTFNotify	R/W	DTF notify. When this bit is set to 1, transaction status data is transferred after the DTF data transfe			
5	Reserved	N/C	Reserved			
6–7	DTF Spd	R/W	DTF transaction speed. DTF Spd specifies the speed used by the DTF packetizer. 00 : 100 Mbps 01 : 200 Mbps 10 : 400 Mbps 11 : Not valid			
8–11	DTF Max Payload	R/W	DTF transfer maximum payload. DTF Max Payload is used to calculate the maximum data transfer length that the DTF packetizer requests in a single write transaction.  The maximum data transfer length (in bytes) is 2(DTF Max Payload + 2).			
12	PgTblEn	R/W	Page table enable. PgTblEn controls page table fetching. When PgTblEn is set to 1, page table fetching is enabled. DTF_destination_offset_hi and DTF_destination_offset_lo data point to the page table address. When PgTblEn is 0 and AutoPg is set to 1, page table fetching is disabled. DTF_destination_offset_hi (B8h) and DTF_destination_offset_lo (BCh) determine the data area.			

BITS	ACRONYM	DIR	DESCRIPTION
13–15	DTF Page Size	R/W	DTF transmit page size. DTF Page Size specifies the underlying page size of data buffer memory. Any one request packet is not permitted to cross a page boundary. A DTF Page Size value of zero indicates that the underlying page size is not specified. Otherwise, the page size (in bytes) is 2(DTFPageSize + 8).
16–31	DTF_BlockSize/ DTF_BlockCount	R/W	DTF transmit block size / DTF transmit block count. When LngBlk in DMA control (90h) is set to 0, this value is the DTF_BlockSize. DTF_BlockSize specifies the transmitted blocksize value in bytes. When LngBlk is set to 1, the value is the DTF_BlockCount. DTF_BlockCount specifies the number of transmitted blocks. DTF_BlockCount is decremented during transmission automatically.

Table 3-2. DTFCtl: DTF Packetizer Transmit Control

	READ V	ALUE		WRITE V	ALUE
DTFCTL0	DTFCTL1	STATE	DTFCTL0	DTFCTL1	STATE
0	0	IDLE	0	0	No operation
1	0	BUSY	1	0	Start/restart—resume state
1	1	PEND	1	1	Init-start—from idle
0	1	PAGEFAULT	0	1	Abort




Figure 3–1. Automatically Creating an SBP-2 Compliant Request for a Block Packet

#### 3.4.38.2 DTF Control Register 1 at B4h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DTF_BlockCount/ DTF_BlockSize	R/W	DTF transmit block count / DTF transmit block size (bytes). When LongBlk in DMA Control (90h) is set to 1, it is the DTF_BlockSize. DRFBlockSize specifies the transmitted blocksize value. When LongBlk is set to 0, this value is the DTF_BlockCount. DTF_BlockCount specifies the number of received blocks. DTF_BlockCount is decremented during transmission automatically. This register defaults to 0 and is set to 0 on a bus reset.

### 3.4.38.3 DTF Control Register 2 at B8h

BITS	ACRONYM	DIR	DESCRIPTION
0–15	DTF_destination_ID	R/W	DTF transferred destination ID. DTF_destination_ID specifies transfer destination ID.
16–31	DTF_destination_offset_hi	R/W	DTF transferred destination start offset high. DTF_destination_offset_hi specifies transfer destination offset high.

### 3.4.38.4 DTF Control Register 3 at BCh

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DTF_destination_offset_lo	R/W	DTF transfer destination start offset low. DTF_destination_offset_lo specifies transfer destination offset low.

## 3.4.39 DRF Control Registers at C0h, C4h, C8h, and CCh (DRPktz at 90h = 0)—Direct

When DRPktz is set to 0, the DRF control registers describe the direct mode. The direct mode is primarily used with DPP. These registers default to 0000 0000h and are unaffected by a bus reset.

## 3.4.39.1 DRF Control Register 0 at C0h

BITS	ACRONYM	DIR	DESCRIPTION
0	DRFBldEn	R/W	DRF bus ID check enable. Enables bus ID check for received write request routing control.
			Note: Valid only when DRFAdrEn = 1.
1	DRFSIdEn	R/W	DRF source ID check enable. Enables source ID check for received write request routing control.
			Note: Valid only when DRFAdrEn = 1.
2	DRFAdrEn	R/W	DRF address enable. Enables the routing function for the received write request. In this mode, write request packets with a destination address specified by the DRF control 0/1/2 addresses are stored in the DRF.
3–31	Reserved	N/A	Reserved

		C0h (DRFBIdEn, DRFSIdEn, DRFAdrEn)						
	000	001	010	011	100	101	110	111
All matched packets	ARF	DRF	ARF	DRF	ARF	DRF	ARF	DRF
Unmatched source_ID	ARF	DRF	ARF	ARF	ARF	DRF	ARF	ARF
Unmatched address	ARF	ARF	ARF	ARF	ARF	ARF	ARF	ARF

### 3.4.39.2 DRF Control Register 1 at C4h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DRF_destination_Width		DRF destination width. DRF_destination_Width specifies the address depth of the received write request packets to the DRF.

### 3.4.39.3 DRF Control Register 2 at C8h

BITS	ACRONYM	DIR	DESCRIPTION
0–16	DRF_destination_ID	R/W	DRF destination ID. DRF_destination_ID specifies the transferred destination ID.
17–31	DRF_destination_offset_hi		DRF destination offset high. DRF_destination_offset_hi specifies the transferred destination offset high.

### 3.4.39.4 DRF Control Register 3 at CCh

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DRF_destination_offset_lo	R/W	DRF receive destination start offset low. DRF_destination_offset_lo specifies the transferred destination offset low.

### 3.4.40 DRF Control Registers at C0h, C4h, C8h, and CCh (DRPktz at 90h = 1)—Packetizer

When DRPktz is set to 1, the DRF control registers describe the packetizer mode. The packetizer mode is primarily used with SBP-2. These registers default to 0000 0000h and, except for the bits specified, are unaffected by a bus reset.

### 3.4.40.1 DRF Control Register 0 at C0h

BITS	ACRONYM	DIR	DESCRIPTION
0-1	DRFCTL[0:1]	R/W	DRF packetizer transmit control. Table 3–3 describes the read and write values of these control bits.
2	DRFCIr/DRFst	R/W	DRF clear control bit (write) / DRF status transmit (read)
			When DRFCIr is set to 1, the DRF data is cleared. This bit is automatically set to 0 when the DRF is cleared. DRFCIr must not be asserted when DRFCtl is busy. When DRFst is set to 0, the read value specifies the current transaction status.
3	DRFNdldval	R/O	DRF NodeID valid. This bit represents a valid NodeID in DRF destination ID. This bit is 1 when the destination ID at C8h is changed. This bit defaults to 0 and is set to 0 on a bus reset.
4	DRFNotify	R/W	DRF notify. When this bit is set to 1, transaction status data is transferred following a DRF data transfer.
5	Reserved	N/A	Reserved
6–7	DRFSpd	R/W	DRF transaction speed. DRFSpd specifies the speed used by the DRF packetizer.
			00 : 100 Mbps 01 : 200 Mbps 10 : 400 Mbps 11 : Not valid
8–11	DRF Max Payload	R/W	DRF transfer maximum payload. DRFMaxPayload is used to calculate the maximum data transfer length that the DRF packetizer requests in a single read transaction. The maximum data transfer length is specified as 2(DRFMaxPayload + 2).
12	PgTblEn	R/W	Page table enable. PgTblEn controls page table fetching. When PgTblEn is set to 1, page table fetching is enabled. DRF_destination_offset_hi and DRF_destination_offset_lo data point to the page table address. When PgTblEn is 0 and AutoPg is set to 1, page table fetching is disabled. DRF_destination_offset_hi and DRF_destination_offset_lo are data areas.
13–15	DRF Page Size	R/W	DRF receive page size. DRF Page Size specifies the underlying page size of data buffer memory. Any one request packet is not permitted to cross a page boundary. DRF Page Size value of zero indicates that the underlying page size is not specified. Otherwise, the page size is 2 <sup>(DRFPageSize + 8)</sup> .
16–31	DRF_BlockSize/ DRF_BlockCount	R/W	DRF transmit block size / DRF transmit block count. When LngBlk in DMA control (90h) is set to 0, this value is the DRF_BlockSize. DRF_BlockSize specifies the transmitted blocksize value in bytes. When LngBlk is set to 1, the value is the DRF_BlockCount. DRF_BlockCount specifies the number of transmitted blocks. DRF_BlockCount is decremented during transmission automatically.

Table 3–3. DRFCtl: DRF Packetizer Transmit Control

	READ VALUE		WRITE VALUE								
DRFCTL0	DRFCTL1	STATE	DRFCTL0	DRFCTL0 DRFCTL1							
0	0	IDLE	0	0	No operation						
1	0	BUSY	1	0	Start/restart						
1	1	PEND	1	1	Init-start						
0	1	PAGEFAULT	0	1	Abort						

#### 3.4.40.299 DRF Control Register 1 at C4h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DRF_BlockCount/	R/W	DRF receive block size in bytes / DRF receive block count.
	DRF_BlockSize		When LngBlk in DMA control (90h) is set to 1, this value is DRF_BlockSize.
			When LngBlk is set to 0, this value is DRF_BlockCount. DRF_BlockSize specifies the received blocksize value. DRF_BlockCount specifies the number of received blocks. DRF_BlockCount is decremented during reception automatically.

### 3.4.40.3 DRF Control Register 2 at C8h

BITS	ACRONYM	DIR DESCRIPTION									
0–16	DRF_destination_ID	R/W	DRF transfer destination ID. DRF_destination_ID specifies the transferred destination ID.								
17–31	DRF_destination_offset_hi		DRF transfer destination start offset high. DRF_destination_offset_hi specifies the transferred destination offset high.								

### 3.4.40.4 DRF Control Register 3 at CCh

BITS	ACRONYM	DIR	DESCRIPTION									
0–31	DRF_destination_offset_lo	R/W	DRF receive destination start offset low. DRF_destination_offset_lo specifies the transferred destination offset low.									

## 3.4.41 DRF Header Registers at D0h, D4h, D8h, and DCh

If DRHStr at 90h bit 27 is set to 1, the stripped header is written to these registers. These registers default to 0000 0000h and are unaffected by a bus reset.

### 3.4.41.1 DRF Header Register 0 at D0h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DRF_Header0		DRF header 0. First quadlet of received packet header in DRF. When DRHStr at 90h is set to 1, the host can read the first header quadlet of a received packet header after the header has been copied into DRF_Header0.

### 3.4.41.2 DRF Header Register 1 at D4h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DRF_Header1		DRF header 1. Second quadlet of received packet header in DRF. When DRHStr at 90h is set to 1, the host can read the second header quadlet of a received packet header after the header has been copied into DRF_Header1.

### 3.4.41.3 DRF Header Register 2 at D8h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DRF_Header2		DRF header 2. Third quadlet of received packet header in DRF. When DRHStr at 90h is set to 1, the host can read the third header quadlet of a received packet header after the header has been copied into DRF_Header2.

### 3.4.41.4 DRF Header Register 3 at DCh

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DRF_Header3		DRF header 3. Fourth quadlet of received packet header in DRF. When DRHStr at 90h is set to 1, the host can read the fourth header quadlet of a received packet header after the header has been copied into DRF_Header3.

## 3.4.42 DRF Trailer Register at E0h

This register defaults to 0000 0000h and is unaffected by a bus reset.

BITS	ACRONYM	DIR		DESCRIPTION									
0–13	Reserved	N/A	Reserved	1									
14–15	Rx_Spd	R/O	00b : 01b : 10b :	DRF receive speed. Rx_Spd specifies the speed of the response packet the DRF receives.  00b : 100 Mbps 01b : 200 Mbps 10b : 400 Mbps 11b : Not valid									
16–21	Reserved	N/A	Reserved										
22–23	FIIO	R/O	payload. 00b: 01b: 10b:	umber of fill zero bytes. Fll0 specifies the number of zero-fill bytes in the last quadlet of the packet data									
24-27	Reserved	N/A	Reserved	Reserved									
28–31	DRF_TxAck	R/O	DRF transmit acknowledge. The DRF_TxAck specifies the transferred acknowledge of the r packet										
			0h	Reserved									
			1h	ack_complete									
			2h	ack_pending									
			3h	Reserved									
			4h	ack_busy_X									
			5h	ack_busy_A									
			6h	ack_busy_B									
			7h–Ah	Reserved									
			Bh	ack_tardy									
			Ch	ack_conflict_error									
			Dh	ack_data_error									
			Eh	ack_type_error									
			Fh	ack_address_error									

# 3.4.43 DTF/DRF Page Count Register at E4h

This register defaults to 0000 0000h and is unaffected by a bus reset.

BITS	ACRONYM	DIR	DESCRIPTION
0–15	DTF Page Count	R/W	DTF Page Count specifies the number of the page table entries to be fetched. This count is identified by the data_size field of the command ORB fetched. Any number other than zero is a valid value. This number is decremented following a page fetch action.
16–31	DRF Page Count	R/W	DRF Page Count specifies the number of the page table entries to be fetched. This count is identified by the data_size field of the command ORB. Any number other than zero is a valid value. This number is decremented following a page fetch action.

### 3.4.44 DTx Write Request Header Registers at E8h, ECh, F0h, and F4h (DhdSel at 90h = 00b)

DhdSel in DMA control at 90h selects the header type. Unless otherwise specified, these registers default to 0000 0000h and are unaffected by a bus reset.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
E8h	DTxSpd												DTxtLabel DTxtCode DTxPrio																			
ECh						D	Tx_	dest	inatio	on_l	D						DTx_destination_offset_hi															
F0h													[	DTx_	_des	tinat	ion_	offse	et_lo	)												
F4h	DTx_data_length												DTx_extended_tCode																			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

### 3.4.44.1 DTx Header Register 0 at E8h

This register defaults to 0001 0010h.

BITS	ACRONYM	DIR	DESCRIPTION
0–13	Reserved	N/A	Reserved
14–15	DTxSpd	R/O	DTF transaction speed code. DTxSpd represents the speed code of the request packet transmitted from the DTF. These bits default to 1h and are unaffected by a bus reset.
16–21	DTxtLabel	R/O	DTF transaction tLabel. DtxtLabel represents the transaction tLabel of the request packet transmitted from the DTF.
22–23	DTxRt	R/O	DTF transmit retry code. DTxRT represents the transaction retry code of the request packet transmitted from the DTF.
24–27	DTxtCode	R/O	DTF transmit tCode. DtxtCode represents the transaction tCode of the request packet transmitted from the DTF. When DTPktz is enabled, DtxtCode is set to 1h automatically. These bits default to 1h and are unaffected by a bus reset.
28–31	DTxPrio	R/O	DTF transmit priority. DtxPrio represents the transaction priority of the request packet transmitted from the DTF.

### 3.4.44.2 DTx Header Register 1 at ECh

BITS	ACRONYM	DIR	DESCRIPTION
0–15	DTx_destination_ID		DTF transmit destination ID. DTx_destination_ID represents the destination ID of the request packet transmitted from the DTF.
16–31	DTx_destination_offset_hi		DTF transmit destination offset high. Tx_destination_offset_hi represents the destination offset hi of the request packet transmitted from DTF.

NOTE: R/W when DTPktz = 0

### 3.4.44.3 DTx Header Register 2 at F0h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DTx_destination_offset_lo		DTF transmit destination offset low. DTx_destination_offset_lo represents the destination offset lo of the request packet transmitted from the DTF.

NOTE: R/W when DTPktz = 0

### 3.4.44.4 DTx Header Register 3 at F4h

This register defaults to 0008 0000h.

BITS	ACRONYM	DIR	DESCRIPTION
0–5	DTx_data_length		DTF transmit data length. DTx_data_length represents the data length of the request packet transmitted from the DTF. It defaults to 8h and is unaffected by a bus reset.
16–31	DTx_extended_tCode	R/O (Note)	DTF transmit extended tCode. DTx_extended_tCode represents the extended tCode of the request packet transmitted from the DTF.

NOTE: R/W when DTPktz = 0

## 3.4.45 DTx Packetizer Status Registers at E8h, ECh, F0h, and F4h (DhdSel at 90h = 01b)

DhdSel in DMA control at 90h selects the header type. Unless otherwise specified, these registers default to 0000 000h and are unaffected by a bus reset.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
E8h		ST	AT			RE	SP					Ack Ack						PSTAT PRESP										PAck Err				
ECh						[	DTx	page	un e	mbe	r																					
F0h							DTx	pag	e lei	ngth							DTx page table hi															
F4h	DTx pa											page	age table lo																			
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

## 3.4.45.1 DTx Header Register 0 at E8h

BITS	ACRONYM	DIR	DESCR	PTION							
0–3	STAT	R/O	DTF tran	nsaction complete state. STAT is the state of a completed DTF transaction.							
			0h	The request block transaction from the DTF was completed successfully.							
			1h	An ack_pending was received and the transaction is a split transaction.							
			2h	The acknowledgement (except ack_complete, ack_busy_X, and ack_pending) was returned to the requesting node.							
			3h	Reserved							
			4h	The transaction was stopped because of a page table fetch problem.							
			5h-6h	Reserved							
			7h	The request packet was transmitted Retry_Limit times.							
			8h-9h	Reserved							
			Ah	The response packet was received but rCode is not complete.							
			Bh	The response packet was not received in Split_Time.							
			Ch	The request packet was not sent because of a bus reset.							
			Dh	The request packet was removed because of RstTr or DTFClr at 90h.							
			Eh-Fh	Reserved							
4–7	RESP	R/O	Specifie	pecified status response received							
8–10	Reserved	N/A	Reserve	Reserved							
11	AckErr	R/O	the rece	Ack error. Specifies whether the last ack received for the packet transmitted from DTF has errors. When the received ack has a parity error or length error, AckErr is set to 1. When the ack has no error or an ack has not been received yet, AckErr is set to 0.							
12–15	Ack	R/O	Specifie	d ack code received							
16–19	PSTAT	R/O	Specifie	d page status code received. Refer to STAT for status.							
20-23	PRESP	R/O	Specifie	Specified page status response received							
24–26	Reserved	N/A	Reserve	Reserved							
27	PAckErr	R/O	When th	Page table ack error. Specifies whether the last ack received for the page table request had any errors. When the received ack has a parity error or length error, PAckErr is set to 1. When the ack has no error or an ack has not been received yet, PAckErr is set to 0.							
28-31	PAck	R/O	Specifie	s the page ackcode received							

## 3.4.45.2 DTx Header Register 1 at ECh

BITS	ACRONYM	DIR	DESCRIPTION
0–15	DTx page number	R/O	Page number. Page number specifies the current page number used during packetization. It is incremented by one each time the packetizer fetches a new page. This number is set to 0 when the packetizer starts from an initial state.
16–31	Reserved	N/A	Reserved

#### 3.4.45.3 DTx Header Register 2 at F0h

BITS	ACRONYM	DIR	DESCRIPTION
0–15	DTx page length	R/O (Note)	DTX page length. Specifies the current page table value used during current packetization.
16–31	DTx page table hi	R/O (Note)	DTX page table high. Specifies the current page table address used during current packetization.

NOTE: R/W when DTPktz = 0

### 3.4.45.4 DTx Header Register 3 at F4h

BITS	ACRONYM	DIR	DESCRIPTION
0-31	DTx page table lo	R/O	DTX page table low. Specifies the current page table addr used during the current packetization.

# 3.4.46 DRx Read Request Header Registers at E8h, ECh, F0h, and F4h (DhdSel at 90h = 10b)

DhdSel in DMA control at 90h selects the header type. Unless otherwise specified, these registers default to 0000 0000h and are unaffected by a bus reset.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
E8h																DRxSpd		С	Rxtl	Labe	el			DRxRt	[	PRxt	Cod	е		DRx	Prio	
ECh						D	Rx_	dest	inatio	on_I	D										[	DRx_	_des	stina	tion_	_offs	et_h	i				
F0h													ı	DRx_	_de:	stina	tion_	offs	et_lc	)												
F4h	DRx_data_length																		DR	x_e	xten	ded	_tCc	de								
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

### 3.4.46.1 DRx Header Register 0 at E8h

This register defaults to 0001 0010h.

BITS	ACRONYM	DIR	DESCRIPTION
0–13	Reserved	N/A	Reserved
14–15	DRxSpd	R/O	DRF transaction speed code. DRxSpd represents the speed code of the read request packet transmitted from the DRF. Defaults to 1h and is unaffected by a bus reset.
16–21	DRxtLabel	R/O	DRF transaction tLabel. DRxtLabel represents the transaction tLabel of the read request packet transmitted from the DRF.
22–23	DRxRt	R/O	DRF transmit retry code. DRxRt represents the transaction retry code of the read request packet transmitted from the DRF.
24–27	DRxtCode	R/O	DRF transmit tCode. DRxtCode represents the transaction tCode of the read request packet transmitted from the DRF. When DRPktz is enabled, DRxtCode is set to 1h automatically. Defaults to 1h and is unaffected by a bus reset.
28–31	DRxPrio	R/O	DRF transmit priority. DRxPrio represents the transaction priority of the read request packet transmitted from the DRF.

### 3.4.46.2 DRx Header Register 1 at ECh

BITS	ACRONYM	DIR	DESCRIPTION
0–15	DRx_destination_ID		DRF transmit destination ID. DRx_destination_ID represents the destination ID of the request packet transmitted from the DRF.
16–31	DRx_destination_offset_hi		DRF transmit destination offset high. DRx_destination_offset_hi represents the destination offset high of the request packet transmitted from the DRF.

NOTE: R/W when DTPktz = 0

### 3.4.46.3 DRx Header Register 2 at F0h

BITS	ACRONYM	DIR	DESCRIPTION
0–31	DRx_destination_offset_lo		DRF transmit destination offset low. DRx_destination_offset_lo represents the destination offset
		(Note)	low of the request packet transmitted from the DRF.

NOTE: R/W when DTPktz = 0

## 3.4.46.4 DRx Header Register 3 at F4h

This register defaults to 0008 0000h.

BITS	ACRONYM	DIR	DESCRIPTION
0–15	DRx_data_length		DRF transmit data length. DRx_data_length represents the data length of the request packet transmitted from the DRF. Defaults to 8h and is unaffected by a bus reset.
16–31	DRx_extended_tCode		DRF transmit extended tCode. DRx_extended_tCode represents the extended tCode of the request packet transmitted from the DRF.

NOTE: R/W when DTPktz = 0

## 3.4.47 DRx Packetizer Status Registers at E8h, ECh, F0h, and F4h (DhdSel at 90h = 11b)

DhdSel in DMA control at 90h selects the header type. These registers default to 0000 0000h and are unaffected by a bus reset.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
E8h		ST	AT			RE	SP					AckErr		Ad	ck			PST	ГАТ			PRI	ESP					PAckErr		PA	ck	
ECh						[	DRx	page	e nui	mbe	r																					
F0h							DRx	pag	je lei	ngth													DRx	pag	e tat	ole h	i					
F4h	DRx pa						page	e tab	ole lo	)																						
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

# 3.4.47.1 DRx Header Register 0 at E8h

BITS	ACRONYM	DIR		DESCRIPTION		
0–3	STAT	R/O	DRF pa	cketizer transaction complete state. STAT is the state of a completed DRF transaction.		
			0h	The request block transaction from the DRF was completed successfully.		
			1h	An ack_pending was received and the transaction is a split transaction.		
			2h	The acknowledgement (except ack_complete, ack_busy_X, and ack_pending) was returned in response to the request packet.		
			3h	Reserved		
			4h	The transaction was stopped because of a page table fetch problem.		
			5h-6h	Reserved		
			7h	The request packet was transmitted Retry_Limit times.		
			8h-9h	Reserved		
			Ah	The response packet was received but rCode is not complete.		
			Bh	The response packet was not received in Split_Time.		
			Ch	The request packet was not sent because of a bus reset.		
			Dh	The request packet was removed because of RstTr or DTFClr at 90h.		
			Eh-Fh	Reserved		
4–7	RESP	R/O	Specifie	d status response received		
8–10	Reserved	N/A	Reserve	ed		
11	AckErr	R/O	When th	or. Specifies whether the last ack received for the packet transmitted from DTF has any errors. he received ack has a parity error or length error, AckErr is set to 1. When the ack has no error or an not been received, AckErr is set to 0.		
12–15	Ack	R/O	Specifie	d ack code received		
16–19	PSTAT	R/O	Specifie	d page status code received. Refer to STAT for status.		
20-23	PRESP	R/O	Specifie	d page status response received		
24–26	Reserved	N/A	Reserve	ed		
27	PAckErr	R/O	Page table ack error. Specifies whether the last ack received for the page table request has an When the received ack had a parity error or length error, PAckErr is set to 1. When the ack has not an ack has not been received yet, PAckErr is set to 0.			
28-31	PAck	R/O	Specifie	d page ack code received.		

# 3.4.47.2 DRx Header Register 1 at ECh

BITS	ACRONYM	DIR	DESCRIPTION
0–15	DRx page number		DRx page number. Specifies the current page number used during packetization. It is incremented by one each time the packetizer fetches a new page table. This number is set to 0 when the packetizer starts from an initial state.
16–31	Reserved	N/A	Reserved

# 3.4.47.3 DRx Header Register 2 at F0h

BITS	ACRONYM	DIR	DESCRIPTION
0–15	DRx page length	R/O (Note)	DRx page length. Specifies the current page table value used during the current packetization.
16–31	DRx page table hi	R/O (Note)	DRx page table high. Specifies the current page table address used during the current packetization.

NOTE: R/W when DTPktz = 0

# 3.4.47.4 DRx Header Register 3 at F4h

BITS	ACRONYM	DIR	DESCRIPTION
0-31	DRx page table lo	R/O	DRx page table low. Specifies the current page table address used during current packetization.

## 3.4.48 Log/ROM Control Register at F8h

This register defaults to 0000 0000h and is unaffected by a bus reset.

## 3.4.48.1 Log/ROM Control Register at F8h—XLOG (bit 16 at F8h) = 0

BITS	ACRONYM	DIR	DESCRIPTION
0	LogATF	R/W	Record packets transmitted from the ATF in the LOG. When LogATF is set to 1, packets transmitted from the ATF are recorded in the LOG. When LogATF is set to 0, packets transmitted from the ATF are not recorded.
1	LogARF	R/W	Record packets written to the ARF in the LOG . When LogARF is set to 1, packets written to the ARF are recorded in the LOG. When LogARF is set to 0, packets written to the ARF are not recorded.
2	LogMAgnt	R/W	Record packets accessed by management agent in the LOG. When LogMAgnt is set to 1, packets accessed by the management agent are recorded in the LOG. When LogMAgnt is set to 0, packets written to the MRF are not recorded.
3	LogMTQ	R/W	Record packets transmitted from the MTQ in the LOG. When LogMTQ is set to 1, packets transmitted from the MTQ are recorded in the LOG. When LogMTQ is set to 0, packets transmitted from the MTQ are not recorded.
4	LogMRF	R/W	Record packets written to the MRF in the LOG. When LogMRF is set to 1, packets written to the MRF are recorded in the LOG. When LogMRF is set to 0, packets written to the MRF are not recorded.
5	LogAgnt	R/W	Record packets accessed by the command block agent in the LOG. When LogAgnt is set to 1, packets accessed by the command block agent are recorded in the LOG. When LogAgnt is set to 0, packets written to the CRF are not recorded.
6	LogCTQ	R/W	Record packets transmitted from the CTQ in the LOG. When LogCTQ is set to 1, packets transmitted from the CTQ are recorded in the LOG. When LogCTQ is set to 0, packets transmitted from the CTQ are not recorded.
7	LogCRF	R/W	Record packets written to the CRF in the LOG. When LogCRF is set to 1, packets written to CRF are recorded in the LOG. When LogCRF is set to 0, packets written to the CRF are not recorded.
8	LogDTFRq	R/W	Record write request packets transmitted from the DTF in the LOG. When LogDTFRq is set to 1, write request packets transmitted from the DTF are recorded in the LOG. When LogDTFRq is set to 0, they are not recorded.
9	LogDTFRs	R/W	Record write response packets received by the DTF in the LOG. When LogDTFRs is set to 1, write response packets received by the DTF are recorded in the LOG. When LogDTFRs is set to 0, they are not recorded.
10	LogDRFRq	R/W	Record read request packets transmitted by the DRF in the LOG. When LogDRFRq is set to 1, read request packets transmitted by the DRF are recorded in the LOG. When LogDRFRq is set to 0, they are not recorded.
11	LogDRFRs	R/W	Record read response packets received by the DRF in the LOG. When LogDRFRs is set to 1, read response packets received by the DRF are recorded into the LOG. When LogDRFRs is set to 0, they are not recorded.
12	LogARROM	R/W	Record auto-response packet from the configuration ROM in the LOG. When LogARROM is set to 1, auto-response packets including data read from configuration ROM are recorded in the LOG. When LogARROM is set to 0, they are not recorded.
13	LogRetry	N/A	Record retry packet. When LogRetry is set to 1, retry packets are recorded in the LOG. When LogRetry is set to 0, they are not recorded.
14	ShortLog	R/W	Short format log. When ShortLog is set to 1, packets are recorded in the LOG in the long format. When ShortLog is set to 0, packets are recorded in the LOG in the short format.
15	LogClr	S/C	Log clear control bit. When LogClr is set to 1, the LOG is cleared.
16	XLOG	R/W	Select LOG data or ConfigROM data. When XLOG is set to 1, the data read from the LOG data (FCh) is ConfigROM data. When XLOG is set to 0, the data read from LOG data (FCh) is LOG data. Note: After XLOG is set to 0, the LOG is cleared using the LogClr bit.
17	ROMValid	R/W	Configuration ROM valid. When ROMValid is set to 1, the data in configuration ROM is valid. The receiver returns Ack_pending for all quadlet read requests addressed to this configuration ROM and the respective quadlet read response packets are transmitted automatically. When ROMValid is set to 0, the data in the configuration ROM is invalid. The receiver returns Ack_Tardy for all quadlet read requests addressed to this configuration ROM.
18	LogCD	R/O	Log control bit. When the first or the last quadlet of a packet is read from LOG data (FCh), LogCD is 1. Otherwise, LogCD is 0.

BITS	ACRONYM	DIR	DESCRIPTION
19	LogFull	R/O	Log full. When LogFull is 1, the LOG is full.
20–31	LogThere / ROMAddr		Log available flag/address of configuration ROM. When XLOG is set to 1, LogThere/ROMAddr is in ROMAddr mode. ROMAddr is the address accessed by the host in configuration ROM. The last two bits are 00 to ensure quadlet access. When XLOG is set to 0, LogThere/ROMAddr is LogThere. LOG has space available for LogThere quadlets.

# 3.4.48.2 Log/ROM Data Register—XLOG (bit 16 at F8h) = 1

BITS	ACRONYM	DIR	DESCRIPTION
0	DTFSt	R/W	DTF status block access mode. When DTFSt is set to 1, the Adder field in this register, the FCh address, and data access are for the DTF status block.
1	DRFSt	R/W	DRF status block access mode. When DRFSt is set to 1, the Adder field in this register, the FCh address, and data access are for the DRF status block.
2–15	Reserved	N/A	Reserved
16	XLOG	R/W	Select LOG data or ConfigROM data. When XLOG is set to 1, the data read from the log/ROM data register (FCh) is ConfigROM data. When XLOG is set to 0, the data read from the log/ROM data register (FCh) is LOG data.
17	ROMValid	R/W	Configuration ROM valid. When ROMValid is set to 1, the data in configuration ROM is valid. The receiver returns ack_pending for all quadlet read requests addressed to this configuration ROM and the respective quadlet read response packets are transmitted automatically. When ROMValid is set to 0, the data in the configuration ROM is invalid. The receiver returns ack_tardy for all quadlet read requests addressed to this configuration ROM.
18–19	Reserved	R/O	Reserved
20-31	Adder	R/W	Address for DTF/DRF status block and ConfigROM write/read.

## 3.4.49 Log ROM Data Register at FCh

This register defaults to 0 and is unaffected by a bus reset.

		<u> </u>		<u> </u>
В	ITS	ACRONYM	DIR	DESCRIPTION
0-	-31	LogRead/ROMAccess		LOG data read access register/configuration ROM data read access register. See the following table. This register defaults to 0h and is unaffected by a bus reset.

XLOG	DTFSt	DRFst	LogRead/ROMAccess field
0	Х	Х	LogRead access
1	0	0	Config ROM access
1	1	0	DTF status block access
1	0	1	DRF status block access
1	1	1	NA

NOTE: Do not access (read/write) data exceeding input packet quantities.

# 4 Asynchronous Command FIFOs

As described in Section 2, the TSB43AA82 has three FIFO types: asynchronous command FIFOs, configuration ROM FIFOs, and DMA FIFOs. The FIFO types have maximum sizes of 378 quadlets, 126 quadlets, and 1182 quadlets, respectively. The following sections describe the optimized way to determine the sizes of the 3 FIFO types.

The asynchronous command FIFOs contain the FIFOs for the SBP-2 management and command ORB fetches and retrievals, and general-purpose asynchronous FIFOs.

#### 4.1 Sizes of Asynchronous Command FIFOs (total 378 quadlets)

- MTQ: management ORB transmit FIFO. 3 quadlets (fixed)
- MRF: management ORB receive FIFO. 15 quadlets (fixed)
- CTQ: command block ORB transmit FIFO. adjustable
- CRF: command block ORB receive FIFO. adjustable
- ATF: asynchronous packet transmit FIFO. adjustable
- ARF: asynchronous packet receive FIFO. adjustable

MTQ\_Size(3 quadlets)+MRF\_Size(15 quadlets)+CTQ\_Size(3Ch)+CRF\_Size(40h)+ATF\_Size(2Ch) +ARF\_Size(30h) = 378 quadlets.

Each FIFO size is set up with its respective FIFO size field in status registers 2Ch–40h. Generally, it is recommended that the initial setup size is not changed during operation. If a change is made, data within the group of FIFOs may change, and each FIFO needs to be cleared.

#### 4.1.1 MTQ/MRF

The MTQ/MRF is used for management ORBs. The MTQ has a fixed value of 3 quadlets and the MRF has a fixed value of 15 quadlets (this includes the 1394 header and trailer)

#### 4.1.2 CTQ/CRF

The CTQ/CRF is used for command ORBs receipt and transmission. The size of CTQ/CRF is determined by the number of agents. CTQ size is calculated as below. Number of LOGIN is #LOGIN;

```
CTQ SIZE = \#LOGIN \times 3 [quadlet]
```

In addition, the size of CRF is calculated as below:

```
CRF\_SIZE = \#LOGIN \times (7 + COMMAND\_ORB\_SIZE) [quadlet]
```

COMMAND\_ORB\_SIZE is the size of an ORB in quadlets when it fetches a command. This is stated in logical unit characteristics on the target ConfigROM. The size of COMMAND ORB should be the same as CORB-size on ORB fetch control (44h). Because its default value is 8, the same as the value for SCSI, no adjustment is required for SCSI.

If the short format (CShtFmt = 1 at 44h bit 23) described in Section 4.5.2 is used for a response packet, the size of CRF is calculated as follows:

 $CRF\_SIZE = \#LOGIN \times (3 + COMMAND\_ORB\_SIZE)$  [quadlet]

#### 4.1.3 ATF/ARF

The remaining FIFO area is allocated to ATF/ARF. The ATF FIFO can manage only one packet, therefore the ATF size is the size of a request packet.

### 4.2 Asynchronous Command Transmit and Receive Data Formats

Asynchronous command transmit and receive refers to the use of the asynchronous command FIFO (ATF/ARF/MTQ/MRF/CTQ/CRF) interface.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
70h															١	Vrite.	_Firs	st														
74h															Wr	te_C	onti	nue														
78h															W	rite_l	Jpda	ate														
7Ch																																
80h															,	ARFI	Read	t														
84h															ı	MRF	Read	b														
88h															(	CRFI	Read	d														
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Packet transmission is accessed through the write-first, write-continue and write-update registers at 70h-78h. Packet reception is accessed through the ARFRead, MRFRead, and CRFRead at 80h-88h. The tLabel and the tCode attached to a packet direct each request and response packet to the appropriate FIFO, the ATF, MTQ, or CTQ. A response packet has the same tLabel as its request packet. With this rule, TSB43AA82 assigns the response packet from the initiator to the appropriate receive FIFO, the ARF, MRF, or CRF.

#### 4.2.1 tLabel/tCode Management for Packet Transmission

The table below lists the tLabel and tCode combinations that determine which transmit FIFO (ATF, MTQ, CTQ) is used and the corresponding receive FIFO (ARF, MRF, CRF).

Combinations other than the following are not recommended.

PACKET INF	PUT THROUGH 70h to 78h	FII	FOs
tLabel	tCode	Transmit FIFO	Receive FIFO
xx_xxxx	Any response packet	ATF	No response
00_0000 - 00_1110	Any request packet	ATF	ARF
10_00xx	Block read request (see Note 1)	MTQ	MRF
11_00xx	Block read request (see Note 2)	CTQ	CRF
11_1xxx	Block write request (see Note 3)	ATF	ARF (see Note 4)

- NOTES: 1. The host performs a management ORB fetch.
  - 2. The host performs a command block ORB fetch.
  - 3. An unsolicited status block transaction to the initiator. When USTIEn at 50h is 1 UnStEn is automatically cleared.
  - 4. When a unified transaction is used in the write request, a response packet is not received.

#### 4.2.2 Reserved tLabel

The TSB43AA82 reserves the following specified tLabel and tCode combinations for the automated page table, management ORB, and command ORB fetching. These should not be used when creating packets from the host.

TRANSMISSION F	OR INTERNAL TRANSACTION	FIFO COM	BINATION
tLabel	tCode	Transmit FIFO	Receive FIFO
01_xxxx	All request (see Note 5)	DTF	DRF
10_1000	Block read request (see Note 6)	MTQ	MRF
11_1xxx	Block read request (see Note 7)	CTQ	CRF

- NOTES: 5. Data transmission by DMA
  - 6. Management ORB auto fetch
  - 7. Command block ORB auto fetch

#### 4.2.3 Exception to the Rule

By intentionally controlling tLabel, the response of a request packet from the ATF can be received by the DRF. This method can be used when the size of a response packet is larger than the size of the ARF. As shown below, a request packet with tlabel 01\_xxxx is transmitted from the ATF but received by the DRF.

PACKET IN	PUT THROUGH 70h to 78h	FIF	Os
tLabel	tCode	Transmit FIFO	Receive FIFO
01_xxxx	Request packet	ATF	DRF

NOTE: Combinations other than that specified are not recommended.

### 4.3 Asynchronous Transmit FIFO (ATF)

Asynchronous transmit refers to the use of the ATF interface. It is configurable in register 2Ch (ATF satus register). To transmit packets, the 1394 asynchronous headers and the data are loaded into the ATF interface by the host. The host accesses the ATF FIFO through registers 70h–78h with the appropriate tLabel and tCode described in Section 4.2. The asynchronous header must fit the form described in Section 4.3.1.

#### 4.3.1 Generic Quadlet and Block Transmit

The quadlet-transmit format is shown in Figure 4–1. The first quadlet contains packet control information. The second and third quadlets contain the 64-bit, quadlet-aligned address. The fourth quadlet is data used only for write requests and read responses. For read requests and write responses, the quadlet data field is omitted.

(	)	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
						I	Rese	rved	l						sp	d			tLa	bel			r	t		tCo	de			pri	or	
							de	stina	tion	ID												des	stina	tion_	offse	et_hi	gh					
														de	stina	tion_	_offs	et_lc	w													
Г	quadlet data																															
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Figure 4-1. Generic Transmit Format of Packet With Quadlet Data

The block-transmit format is shown in Figure 4–2 and a description of each field is shown in Table 4–1. The first quadlet contains packet-control information. The second quadlet contains the bus and node number of the destination node, and the last 16 bits of the second quadlet and all of the third quadlet contain the 48-bit quadlet-aligned destination offset address. The first 16 bits of the fourth quadlet contains the size of the data in the packet. The remaining 16 bits of the fourth quadlet represent the extended\_tCode field (see Table 6-10 of the IEEE 1394-1995 standard for more information on extended tCodes). The block data, if any, follows the extended\_tCode.

0 1 2 3 4 5 6 7 8 9 10 11 12 13	14 15	16 17 18 19 20	21 22 23	24 25 26 27	28 29 30 31
Reserved	spd	tLabel	rt	tCode	prior
destination ID			destination	_offset_high	
de	stination.	_offset_low			
data_length			extende	ed_tCode	
	block	data			
0 1 2 3 4 5 6 7 8 9 10 11 12 13	14 15	16 17 18 19 20	21 22 23	24 25 26 27	28 29 30 31

Figure 4–2. Generic Transmit Format of Packet With Block Data

Table 4-1. Block-Transmit Format Descriptions

FIELD NAME	DESCRIPTION
spd	This field indicates the speed at which this packet is to be sent.  00 = 100 Mbps  01 = 200 Mbps  10 = 400 Mbps  11 is undefined for this implementation.
tLabel	This field is the transaction label, which is a unique tag for each outstanding transaction between two nodes. This is used to pair up a response packet with its corresponding request packet. See Section 4.2 for more information.
rt	The retry code for this packet is:  00 = new  01 = retry_X  10 = retryA  11 = retryB.
tCode	tCode is the transaction code for this packet. See Table 6-9 of IEEE 1394-1995 standard for more information.
prior	The priority level for this packet. The value of the priority bits must be zero.
destination ID	This is the concatenation of the 10-bit bus number and the 6-bit node number that forms the destination node address of this packet.
destination_offset_high destination_offset_low	The concatenation of these two fields addresses a quadlet in the destination node address space. This address must be quadlet aligned (modulo 4). The upper four bits of the destination_offset_high field are used as the response code for lock-response packets and the remaining bits are reserved.
quadlet data	For write requests and read responses, this field holds the data to be transferred. For write responses and read requests, this field is not used and must not be written into the FIFO.
data_length	The number of bytes of data to be transmitted in the packet.
extended_tCode	The block extended_tCode to be performed on the data in this packet. See Table 6-10 of the IEEE 1394-1995 standard for more information.
block data	The data to be sent. If dataLength is 0, no data should be written into the FIFO for this field. Regardless of the destination or source alignment of the data, the first byte of the block must appear in byte 0 of the first quadlet.

#### 4.3.2 PHY Packet Common Format

The ATF is also used to transmit PHY configuration packets. The format of the transmitted PHY configuration packet is shown in Figure 4–3 and a description of each field is shown in Table 4–2. The first quadlet is written to address 70h. The second quadlet is written to address 78h. The 00E0h in the first quadlet tells the link that this is the PHY configuration packet. The 00E0h is then replaced with 0000h before the packet is transmitted to the PHY interface. There is a possibility of a false header error on receipt of a PHY configuration packet. If the first 16 bits of a PHY configuration packet match the destination identifier of a node (bus number and node number), the TSB43AA82 issues a header error because the node misinterprets the PHY configuration packet as a data packet addressed to the node.

Figure 4-3 is the PHY packet format. The following packet formats describe the PHY packet formats for the link-on, ping, remote access, remote command, and resume packets.




Figure 4-3. PHY Packet Format

Table 4–2. PHY Packet Format Descriptions

FIELD NAME	DESCRIPTION
XX	This field is the PHY configuration packet identifier. 00 = PHY configuration, 01 = link-on, 10 = self_ID, 11 = reserved
Root_ID	This field is the physical ID of the node to have its force_root bit set (only meaningful when R is set).
R	When R is set, the force_root bit of the node identified in root_ID is set and the force_root bit of all other nodes is cleared. When R is cleared, Root_ID is ignored.
Т	When T is set, the PHY_CONFIGURATION.gap_count field of all the nodes is set to the value in the Gap_cnt field.
Gap_cnt	This field contains the new value for PHY_CONFIGURATION.gap_count for all nodes. This value goes into effect immediately upon receipt and remains valid after the next bus reset. After the second reset, Gap_cnt is set to 63h unless a new PHY configuration packet is received.

A PHY configuration packet with R = 0 and T = 0 is reserved and is ignored when received.

#### 4.3.2.1 Link-On Packet

Reception of the cable PHY packet, shown in Figure 4–4, causes a PH\_EVENT.indication on LINK\_ON. Link-on packet definitions are given in Table 4–3.

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0	1			PHY	_ID			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0
				Lo	ogica	ıl inv	erse	of fi	rst q	uadle	et					1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 4-4. Link-On Packet

Table 4-3. Link-On Packet Descriptions

FIELD NAME	DESCRIPTION						
PHY_ID	Physical node identifier of the destination of this packet						

#### 4.3.2.2 PING Packet

The reception of the PING packet, shown in Figure 4–5, causes the node identified by the PHY\_ID to transmit self\_ID packet(s) that reflect the current configuration and status of the PHY. Because of other actions, such as the receipt of a PHY configuration packet, the self\_ID packet transmitted may differ from that of the most recent self-identify process. Field descriptions for the PING packet are shown in Table 4–4.

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0	0			PHY	_ID			0	0		Тур	e(0)		0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0
				Lo	ogica	al inv	erse	of fi	rst qı	uadle	et					1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Figure 4-5. PING Packet

#### Table 4-4. PING Packet Descriptions

FIELD NAME	DESCRIPTION
PHY_ID	Physical node identifier of the destination of this packet.
	Extended PHY packet type 0 - indicates a PING packet

A PHY transmits a self-ID packet within the RESPONSE\_TIME after the receipt of a PING packet.

#### 4.3.2.3 Remote Access Packet

The reception of the remote access packet, shown in Figure 4–6, causes the node identified by the PHY\_ID to read the selected PHY register and return a remote reply packet that contains the current value of the PHY register. Field descriptions for the remote access packet are shown in Table 4–5.

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
0	0		PHY_ID 0 0 Type (1h or 5h) page port Reg							1	1	1	0	Reserved																	
	Logical inverse of first quadlet									1	1	1	Logical inverse of firs			st															

Figure 4–6. Remote Access Packet

Table 4-5. Remote Access Packet Descriptions

FIELD NAME	DESCRIPTION
PHY_ID	Physical node identifier of the destination of this packet
Туре	Extended PHY packet type 1h - base register read 5h - paged register read
page	This field corresponds to the Page_select field in the PHY registers. The register read behaves as if Page_select were set to this value.
port	This field corresponds to the Port_select field in the PHY registers. The register read behaves as if Port_select were set to this value.
Reg	This field, in combination with page and port, specifies the PHY register. If Type indicates a read of the base PHY registers, Reg directly addresses one of the first eight PHY registers. Otherwise the PHY register address is 1000 <sub>2</sub> +Reg.

#### 4.3.2.4 Remote Command Packet

The reception of the remote command packet, shown in Figure 4–7, causes the node identified by the PHY\_ID to perform the specified command operation and return a remote confirmation packet. Field descriptions for the remote command packet are shown in Table 4–6.




Figure 4–7. Remote Command Packet

Table 4-6. Remote Command Packet Descriptions

FIELD NAME	DESCRIPTION
PHY_ID	Physical node identifier of the destination of this packet
Туре	Extended PHY packet type 8h - indicates command packet
port	This field selects one of the PHY ports.
cmnd	Command: 0: NOP 1: Transmit TX_DISABLE_NOTIFY, then disable port. 3: Reserved 2: Initiate suspend (i.e., become a suspend initiator). 4: Clear the port's Fault bit to 0. 5: Enable port. 6: Resume port.

#### 4.3.2.5 Resume Packet

The reception of the resume packet, shown in Figure 4–8, causes any node to resume operations for all PHY ports that are both connected and suspended. This is equivalent to setting the resume variable TRUE for each of these ports. The resume packet is a broadcast packet, there is no reply. Field descriptions for the resume packet are shown in Table 4–7.




Figure 4-8. Resume Packet

Table 4-7. Resume Packet Descriptions

FIELD NAME	DESCRIPTION						
PHY_ID							
Туре	Extended PHY packet type Fh - indicates resume packet						

# 4.4 Asynchronous Receive FIFO (ARF)

Asynchronous receive refers to the use of the ARF interface. It is configurable in register 30h (ARF status register). The ARF receives the response of packets transmitted from the ATF. The ARF also receives request packets from other nodes, except packets meant for the agent. The received packets are stored in ARF FIFO in the format described below. The host accesses the packets in the ARF through register 80h.

#### 4.4.1 Generic Quadlet and Block Receive

The quadlet-receive format is shown in Figure 4–9. The first quadlet is a packet token and contains packet-control information. The first 16 bits of the second quadlet contain the destination bus and node number, and the remaining 16 bits contain packet-control information. The first 16 bits of the third quadlet contain the bus and node number of the source, and the unreserved 4 bits of the third quadlet contain packet-control information. The fifth quadlet contains data that was used by write requests and read responses. For read requests and write responses, the quadlet data field is omitted.




Figure 4–9. Generic Receive Format of Packet With Quadlet Data

The block-receive format is shown in Figure 4–10 and field descriptions are shown in Table 4–8. The first quadlet is a packet token and contains packet-control information. The first 16 bits of the second quadlet contain the bus and node number of the destination node, and the last 16 bits contain packet-control information. The first 16 bits of the third quadlet contain the bus and node number of the source node, and the last 16 bits of the third quadlet and all of the fourth quadlet contain the 48-bit, quadlet-aligned destination offset address. All remaining quadlets contain data that is used only for write requests and read responses. For block read requests and block write responses, the data field is omitted.

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	status Reserved sp											od						Rese	ervec	ł						a	ck				
destination ID														tLa	bel	_		r	t		tCc	ode			pr	ior					
	source ID rCode Reserved																														
															Rese	ervec	ł														
						d	ata_	lengt	:h													exte	ende	d_tC	ode						
														t	olock	data	а														
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28											28	29	30	31																	

Figure 4–10. Generic Receive Format of Packet With Block Data

# Table 4–8. Generic Receive Format Descriptions

FIELD NAME		DESCRIPTION
status	Status	of the received packet sent to the ARF.
	0h	An ack_complete was returned to the request packet. The transaction is terminated by SplTrEn (08h) = 1 when an ack_pnd is received for a request packet sent by the ATF.
	1h	The packet, which does not require any acknowledgement, was transmitted.
	2h	An ack (except for ack_complete, ack_busy_X, and ack_pnd) was returned in response to the request packet. Ack_pnd was received for a response packet transmitted from the ATF.
	3h	An ack was not returned in response to the request packet acknowledge received, was too long or too short, or there was an acknowledge parity error.
	4h	No next packet on CTQ. The fetched packet contains an invalid next ORB.
	5h	The fetched packet contained a next ORB pointer and was sent to CTQ.
	6h	Reserved
	7h	Retry time out. The retry count exceeded Retry_limit value.
	8h	Quadlet receive: The response packet was received but rCode is not complete.  Block receive: The response packet was received but rCode is not complete.  CTQ: There is no request packet in the CTQ. The received packet contains an invalid NextORB or CnxFtEn = 0.  MTQ: Response packet  ATF: Response packet by split transaction request
	9h	Request packet for getting NextORB is sent to CTQ.
	Ah	The response packet was received but rCode is not complete.
	Bh-Fh	Reserved
spd		d indicates the speed at which this packet is received. 00 = 100 Mbps, 01 = 200 Mbps, and 10 = 400 Mbps, and 11 is ed for this implementation.
ack	This fiel	d holds the acknowledge code sent by the receiver for this packet. (See Table 6-13 of the IEEE 1394-1995 standard.)
destination ID	This is t	he concatenation of the 10-bit bus number and the 6-bit node number that forms the node address to which this packet sent.
tLabel		d is the transaction label, which is a unique tag for each outstanding transaction between two nodes. This is used to a response packet with its corresponding request packet.
rt	00 = r	etry_X etryA
tCode	tCode is	s the transaction code for this packet. (See Table 6-9 of the IEEE 1394-1995 standard.)
prior	The price	prity level for this packet. The TSB43AA82 is a cable implementation, the value of these bits must be zero.
source ID	This is t packet.	he concatenation of the 10-bit bus number and the 6-bit node number that forms the node address of the sender of this
rCode	This fiel	d is the response code for this packet. (See Table 6-11 of the IEEE 1394-1995 standard.)

Table 4-8. Generic Receive Format Descriptions (Continued)

FIELD NAME	DESCRIPTION
quadlet data	For write requests and read responses, this field holds the transferred data. For write responses and read requests, this field is not present.
data_length	For write requests, read responses, and locks, this field indicates the number of bytes being transferred. For read requests, this field indicates the number of bytes of data to be read. A write-response packet does not use this field.  Note: The number of bytes does not include the header, only the bytes of block data.
extended_tCode	The block extended_tCode to be performed on the data in this packet. See Table 6-10 of the IEEE 1394-1995 standard.
block data	For write requests and read responses, this field holds the transferred data. For write responses and read requests, this field is not present.

# 4.5 Management and Command FIFOs (MTQ/CTQ and MRF/CRF)

MTQ/CTQ transmit refers to the use of the MTQ/CTQ interface. Packet transmission with MTQ/CTQ appears with the format shown in Section 4.5.1. As with other packet transmissions, it is accessed through the CFR (70h-78h). The tLabel and the tCode attached to a packet direct each request and response packet to the appropriate FIFO. A response packet needs to have the same tLabel as its request packet. With this rule, TSB43AA82 assigns the response packet from the initiator to each receive FIFO.

#### 4.5.1 MTQ/CTQ Format

Packets transmitted from the MTQ/CTQ are in the same format as a read request block transmit to the ATF. However, as stated in Section 4.2.1, this must be a block read request with the specified tLabel. The block-transmit format is shown in Figure 4–11 and field descriptions are shown in Table 4–9. The first quadlet contains packet control information. The second and third quadlets contain the 64-bit, quadlet-aligned address. The data\_length of a packet transmitted from MTQ should be set to 32 bytes.

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	Reserved sp									od			tL	_abe	I			r	t		tCo	de			pri	or					
					(	desti	natic	n ID												C	desti	natio	n_off	set_	high	ı					
destination_offset_low																															
													de	stina	ation_	_offs	et_lo	W													
						data	a_ler	ngth					de	stina	ation_	_offs	et_lo	W			ex	ktend	ded_t	Cod	e						

Figure 4–11. MTQ/CTQ Transmission Block Read Packet Format

Table 4-9. Block-Transmit Format Descriptions

FIELD NAME	DESCRIPTION
spd	This field indicates the speed at which this packet is to be sent. 00 = 100 Mbps, 01 = 200 Mbps, and 10 = 400 Mbps, and 11 is undefined for this implementation.
tLabel	This field is the transaction label, which is a unique tag for each outstanding transaction between two nodes. This is used to pair up a response packet with its corresponding request packet. When using the MTQ, tLabel must be set to 10_xxxx. When using the CTQ, tLabel must be set to 11_xxxx.
rt	The retry code for this packet is 00 = new, 01 = retry_X, 10 = retryA, and 11 = retryB.
tCode	tCode is the transaction code for this packet (see Table 6-9 of IEEE 1394-1995 standard).
prior	The priority level for this packet. For cable implementation, the value of the bits must be zero. For backplane implementation, see clause 5.4.1.3 and 5.4.2.1 of the IEEE 1394-1995 standard.
destination ID	This is the concatenation of the 10-bit bus number and the 6-bit node number that forms the node address to which this packet is being sent.
destination_offset_high, destination_offset_low	The concatenation of these two fields addresses a quadlet in the destination node address space. This address must be quadlet aligned (modulo 4). The upper four bits of the destination_offset_high field are used as the response code for lock-response packets and the remaining bits are reserved.
data_length	The number of bytes of data to be transmitted in the packet. The data_length of packet transmitted from MTQ must be set to 32 bytes.
extended_tCode	The block extended_tCode to be performed on the data in this packet. See Table 6-10 of the IEEE 1394-1995 standard.

#### 4.5.2 MRF/CRF Short Format

Setting MShtFmt and CShtFmt on ORB fetch control (44h) records the ORB in shortened format. This enables the FIFO to be used effectively and speeds up read access. The MRF/CRF received short format is shown in Figure 4–12 The first quadlet contains packet-control information. The first 16 bits of the second quadlet contain the bus and node number of source, and the last 16 bits of the second quadlet and all of the third quadlet contain the 48-bit, quadlet-aligned ORB offset address. All remaining quadlets contain data that is used only for write requests and read responses. For block read requests and block write responses, the data field is omitted. The packets in the MRF/CRF registers are accessed through the MRF read register at 84h and CRF read register at 88h.

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
status rCode Reserved s										sp	d	nex	t_tLa	ibel (d	only f	or CF	RF)			tLa	bel				ac	k					
						5	sour	ce ID	1												OR	B_O	ffset	_offs	et_h	igh					
														ORI	3_off	set_	low														
															OF	RB															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	21 22 23 24 25 26 27 28 29 30						31			

Figure 4–12. MRF/CRF Receive Short Format (ORB)

### 4.5.3 MRF/CRF Long Format

The MRF/CRF received long format is shown in Figure 4–13. Table 4–10 contains a description of each field.




Figure 4–13. MRF/CRF Receive Long Format (ORB)

Table 4–10. MRF/CRF Format Descriptions

FIELD NAME		DESCRIPTION
status	Status o	of the received packet.
	0h	ack_comp was returned to the request packet.
	1h	The packet which does not require any acknowledgement was transmitted.
	2h	The acknowledgement except ack_comp, ack_busy_X and ack_pnd was returned in response to the request packet.
	3h	Ack was not returned in response to the request packet.
	4h	Doorbell was rung and the response packet was received. The packet is not queued to fetch the next command block ORB.
	5h	Doorbell was rung and the response packet was received. The packet is queued to fetch the next command block ORB.
	6h	Reserved
	7h	The request packet was transmitted Retry_Limit times.
	8h	ORBPointer was written and the response packet was received. The packet is not queued to fetch the next command block because the next_ORB field of the command block ORB is null or CnxFtEn (44h) is 0.
	9h	ORBPointer was written and the response packet was received. The packet is queued to fetch the next command block ORB.
	Ah	The response packet was received but rCode is not complete.
	Bh	The response packet was not received in Split_Time.
	Ch	The request packet was removed because of a bus reset.
	Dh	The request packet was removed because of RstTr or DTFClr at 90h.
	Eh-Fh	Reserved
spd		d indicates the speed at which this packet is to be sent. 00 = 100 Mbps, 01 = 200 Mbps, and 10 = 400 Mbps, s undefined for this implementation.
next_tLabel	the next	nmand automatically generates request packets to fetch the next command block ORB. This is the tLabel for packet. When the request packet is not automatically generated, next_tLabel is 00 0000b. ext_tLabel is only for the CRF.
ack	This field	d holds the acknowledge sent by the receiver for this packet. (Refer to Table 6-13 of the IEEE 1394-1995 d).
destination ID		he concatenation of the 10-bit bus number and the 6-bit node number that forms the node address to which ket is being sent.
tLabel		d is the transaction label, which is a unique tag for each outstanding transaction between two nodes. This is pair up a response packet with its corresponding request packet.
rt	The retr	y code for this packet is 00 = new, 01 = retry_X, 10 = retryA, and 11 = retryB.
tCode	tCode is	the transaction code for this packet (see Table 6-9 of the IEEE 1394-1995 standard).
prior		ority level for this packet. For cable implementation, the value of the bits must be zero. For backplane entation, refer to clauses 5.4.1.3 and 5.4.2.1 of the IEEE 1394-1995 standard.
source ID	This is t	he node ID of the sender of this packet.
rCode	This field	d is the response code for this packet. (See Table 6-11 of the IEEE 1394-1995 standard.)
data_length	This field	d is the number of bytes of data to be transmitted in the packet.
extended_tCode		d is the block extended_tCode to be performed on the data in this packet. See Table 6-10 of the 194-1995 standard.
ORB	This is C	DRB pointer data that was fetched from the initiator.
ORB_offset_high ORB_offset_low	These fi	elds are the ORB destination offset address that was fetched from the initiator.

# 5 ConfigROM and LOG FIFOs (Total 126 Quadlets)

# 5.1 Setting the ConfigROM and LOG FIFO Size

AutoResponse ConfigROM area adjustable Page table buffer for DTF adjustable Status block buffer for DTF adjustable Status block buffer for DTF adjustable adjustable Log data area adjustable adjustable

AR\_CSR\_Siz(8Ch)+DTFPTBufSiz(98h)+DRFPTBufSiz(98h)+MTTSiz(94h)+MTRSiz(94h)+LOGSize = 126 quadlets

# 5.2 Configuration ROM Setup

Figure 5-1 shows a basic ConfigROM structure for typical SBP-2 target device. Each system has a different structure and this is for reference only.




Figure 5-1. Example ConfigROM Base Structure (Reference SBP-2 Draft)




Figure 5-2. ConfigROM Setup

Figure 5-2 shows a basic flow diagram for the host to set up the ConfigROM. The following steps provide additional description for the figure:

- 1. Once power is on, the host writes the number of bytes to be written in ConfigROM. The value between the ConfigROM start address (FFFF F000 0400h) and the AR\_ConfigROM\_Size is subject for the ConfigROM AutoResponse. If the content of the ConfigROM does not exceed 504 bytes (the maximum size for AR\_ConfigROM\_Size), the host writes the value of AR\_ConfigROM\_Size to ConfigROM\_Size. If the ConfigROM content is more than 504 bytes, the host writes the total ConfigROM size into ConfigROM\_Size. (Note: ConfigROM\_Size does not exceed 1024 Bytes). As stated previously, the host needs to respond to requests for the ConfigROM larger than AR\_ConfigROM\_Size but less than the Config\_ROM\_Size.
- 2. Next, the host loads the ConfigROM to TSB43AA82 through the Log/ROM control register (F8h) and Log ROM data register (FCh). First, the XLOG bit is set to make LogData accessible to ROM and 400h is written into the ROMAddr, which writes data for ConfigROM address FFFF F000 0400h into ROMAccess.
- Repeated writes to the Log ROM data register at FCh increment the address automatically and write the ConfigROM data in order. To verify the data, the host writes the start address to ROMAddr, then reads ROMAccess.
- 4. Finally, the host clears the XLOG bit on the Log/ROM control register (F8h), and at the same time, sets ROMValid(F8h) to indicate the ConfigROM is valid. If ROMValid is not set, the device responds with an ack\_tardy to a ConfigROM read request.

#### 5.3 Transaction LOG

The host uses LOG to keep track of automatic transactions. To record the LOG, set the XLOG bit in the Log/ROM control register (F8h) for a desired transaction to be stored in the LOG FIFO. See Section 3.4.48 for a detailed description of each Enable bit and recorded log. The LOG may be read from the log data register at FCh. With ShortLog format, the data section of a packet is omitted, and only the header and trailer are logged. LogAvail shows the number of quadlets of currently recorded log. Once LOG FIFO is filled with logs, it overwrites older logs. Therefore, if LogAvail is the same size as LOG FIFO, LOG FIFO is full and only newer logs can be viewed.

# 6 Transaction Timer/Manager (TrMgr)

The timer manages all transmissions from transmitting FIFOs. Once the host writes packet data into a FIFO, no control is needed until the transaction ends.

		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
60h	Transaction timer control	DTTxEd	DRTxEd	ATTxEd	MTTxEd	СТТХЕ		ARTxEd		DTErr	DRErr	ATErr	MTErr	CTErr		ARErr		DTRtry	DRRtry	ATRtry	MTRtry	CTRtry		ARRtry			Time	r No	).	TxAdbrr	HIdTr	RISTr	
64h	Transaction timer status1							de	stina	tion l	ID								destination_offset_hi														
68h	Transaction timer status2														d	estin	atior	n_offs	set_l	0													
6Ch	Transaction timer status3		tCo	ode			spd			tL	_abe	bel Retry_Counter SplitTrTimer																					
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

### 6.1 Confirm Transaction End

Transaction end can be confirmed by checking DTTxEd, DRTxEd, ATTxEd, MTTxEd, CTTxEd, and ARTxEd in the transaction timer control (60h). Each bit shows the status of the timer; a low bit indicates that a transaction is still in progress.

#### 6.2 Confirm End State

The end state can be confirmed by checking the XXErr bit of each timer status. The XXErr bit indicates the previous transaction of this timer has ended in error. Additionally, the cause of the error can be identified by checking the status of the response packet stored in the response FIFO.

**NOTE:** The response FIFO always stores a response packet with its status. Even when no response packet was received due to BusyRetry or SplitTimeout, a dummy response packet is stored with the status. The only exceptions are transactions erased by the host through an abort or bus reset.

# 6.3 Confirm Status of Ongoing Transaction

The XXRtry bit of each status shows that a transaction is in progress. When a Rtry bit is not set and XXEd has not been cleared, it is in split-transaction.

By checking transaction timer control register (60h), the detailed condition of a transaction can be confirmed. The number on each timer, shown Table 6-1, is used to confirm transaction detail. The following is an example of checking transaction detail:

To check detail status of CTQ, first write the appropriate timer number into TimrNO in the transaction timer control register (60h). In this case number is 4 for CTQ. Then, check the transaction timer status registers (64h–6Ch). This shows the corresponding address, tLabel, speed and retry counter. Other timers can be checked by the same method.

# 6.4 Abort Transaction

The method below can be used to abort ongoing transaction:

Write each timer number into TimrNO in the transaction timer control register (60h), and set TxAbrt. This will abort the target transaction.

In the same way, setting HoldRtr suspends the targeted transaction, and setting RlsRtr restarts the suspended transaction.

Table 6-1. FIFO/Timer and Status Bit Combinations

FIFO/Timer	end?	normal end?	retry?	Timer No.
DTF	DTTxEd	DTErr	DTRtry	0
DRF	DRTxEd	DRErr	DRRtry	1
ATF	ATTxEd	ATErr	ATRtry	2
MTQ	MTTxEd	MTErr	MTRtry	3
CTQ	C1TxEd	C1Err	C1Rtry	4
AR	ARTxEd	ARErr	ARRtry	6

# 7 Fast ORB Exchanger (FOX)

# 7.1 Command ORB Auto-Fetch Agent

# 7.1.1 Internal Agent Operation for Initiator

This section describes the internal command block fetch agent action for various accesses by four initiators. Command block agent registers are located in the CSR address set by the command agent base offset (4Ch) and the starting address of each command block agent is separated by a 20h offset.

Because the 1394 address space is in bytes, the command agent base offset address must be converted from quadlets to bytes. To convert the command agent base offset address from quadlets to bytes, the command agent offset address is multiplied by 4h.




Figure 7-1. Command Agent Registers

# 7.1.2 Internal Agent Transaction for Write Request From Initiator

When each active agent register receives a write request, the internal agent operates with the behavior described in Table 7–1. This table assumes that StErPkt at 08h = 0, ErrResp at 08h = 0 and AckPnd at 08h = 0.

Table 7-1. Agent Transaction for Initiator Write Request

STATE	REGISTER	RESPONSE TO INITIATOR	TSB43AA82 ACTIONS
RESET	AGENT_STATE	ack_type_error	No action
	AGENT_RESET	ack_complete	No action
	ORB_POINTER	ack_complete	<ol> <li>ORB pointer registers 1 and 2 are updated (54h, 58h).</li> <li>Read request packet is loaded into the CTQ.</li> </ol>
	DOORBELL	ack_complete	The agent's DrBII at 5Ch is set to 1.
	UNSOLICITED_STATE_ENABLE	ack_complete	The agent's UnStEn at 5Ch is set to 1.
ACTIVE	AGENT_STATE	ack_type_error	No action
	AGENT_RESET	ack_complete	Reset agent state
	ORB_POINTER	ack_conflict_error	No action
	DOORBELL	ack_complete	The agent's DrBII at 5Ch is set to 1.
	UNSOLICITED_STATE_ENABLE	ack_complete	The agent's UnStEn at 5Ch is set to 1.
SUSPENDED	AGENT_STATE	ack_type_error	No action
	AGENT_RESET	ack_complete	Reset agent state
	ORB_POINTER	ack_complete	<ol> <li>ORB pointer registers 1 and 2 are updated (54h, 58h).</li> <li>Read request packet is loaded into the CTQ.</li> </ol>
	DOORBELL	ack_complete	The agent's DrBll at 5Ch is set to 1.     If DrBFtEn (ORB fetch control at 44h) is set to 1, the read request packet is loaded into the CTQ again.
	UNSOLICITED_STATE_ENABLE	ack_complete	The agent's UnStEn at 5Ch is set to 1.
DEAD	AGENT_STATE	ack_type_error	No action
	AGENT_RESET	ack_complete	Reset agent state
	ORB_POINTER	ack_complete	No action
	DOORBELL	ack_complete	The agent's DrBII at 5Ch is set to 1.
	UNSOLICITED_STATE_ENABLE	ack_complete	The agent's UnStEn at 5Ch is set to 1.
Any state	Reserved agent area	ack_Pending	Stored in ARF

A successful write to a command agent register returns an acknowledge that depends on Ackpnd at 08h, bit 18. Table 7–2 shows the command agent response to a successful write.

Table 7-2. Command Agent Response—Successful Write

Ackpnd	ACKNOWLEDGE SENT
0	ack_complete
1	ack_pending

The AGENT\_STATE register (see Section 7.1.1) is a read-only register. A write request to this register from the initiator results in an ack\_type\_error. The error response of the TSB43AA82 depends on the settings of StErPkt and ErrResp (08h bits 15 and 14). Table 7–3 shows command agent error responses.

Table 7-3. Command Agent Error Response

StErPkt	ErrResp	Ack TO INITIATOR	RESPONSE PACKET TO INITIATOR AND OTHER ACTIONS
0	1	ack_complete	Received packet is stored in the ARF.
1	0	ack_pending	The packet which has resp_type_error or resp_conflict_error is sent to the initiator.
0	0	ack_type_error or ack_conflict_error	No response packet is sent.

# 7.1.3 Internal Agent Transaction for Read Request From Initiator

When each active agent register receives a read request, the internal agent operates with the behavior described in Table 7–4. This table assumes that StErPkt at 08h = 0, ErrResp at 08h = 0. The AGENT\_RESET, DOORBELL, and UNSOLICITED\_STATE\_ENABLE registers (see Section 7.1.1) are write only registers. A read request to these registers from the initiator results in an ack\_type\_error. The error response of the TSB43AA82 depends on the settings of StErPkt and ErrResp. Table 7-3 shows command agent error responses.

Table 7-4. Agent Transaction for Read Request From Initiator

	·
REGISTER	ACK AND RESPONSE PACKET
AGENT_STATE	ack_pending/read response (resp_complete)
AGENT_RESET	ack_type_error
ORB_POINTER	ack_pending/read response (resp_complete)
DOORBELL	ack_type_error
UNSOLICITED_STATE_ENABLE	ack_type_error
Reserved agent area	ack_pending/stored in ARF

# 7.1.4 Controlling Command ORB Fetch Request

CagNRdy, where N is the agent 0–3, of the ORB fetch control register (44h) is set to 1 when each agent is ready to fetch the command block ORB. When the host writes a 1 to CagNRdy, the read request is loaded to CTQ and CagNRdy is set to 0.

### 7.1.5 Agent Behavior to DOORBELL Register Write

When the initiator sends an 4-byte block write to the DOORBELL register (see Section 7.1.1), the ORB fetch operation is determined by the way the DrBISnp and DtBFtEn at 44h bits 20 and 21 are set. Table 7-5 shows doorbell functions depending on DrBISnp and DtBFtEn.


Table 7-5. Doorbell Special Functions

DrBISnp	DrBFtEn	ORB FETCH OPERATION WHEN DOORBELL IS WRITTEN
0	1	The command block agent automatically fetches only the next_ORB field of the command ORB block and stores the data into the CRF. DrBII at 5Ch is then set to 1.
1	1	The command block agent automatically fetches the entire command ORB block and stores the data into the CRF. DrBII at 5Ch is then set to 1.
Х	0	AgentWr at 0Ch occurs and the agent's DrBII at 5Ch is set to 1. The command ORB block is not fetched.

### 7.2 Management Transactions


The initiator begins a management transaction with an 8-byte block write request to the management agent register defined at 48h and the ConfigROM. This 8-byte write request indicates the address of the management ORB in the initiator. Then, the TSB43AA82 automatically fetches the management ORB with a 32-byte read request to the address. The management ORB is a response from the initiator to this request. When the response is received, MOREnd on the interrupt register (0Ch) is set indicating the end of the transaction to the host. The host reads the response packet MRFRead at 84h.

# 7.2.1 Typical ORB Management ORB Fetch Command Operation



# **7.2.2** Login

The following is a standard login example. The firmware analyzes the content of the management ORB. If the management ORB is login, the initiator EUI64 is read by two quadlet read requests based on SBP-2 protocol. Then the TSB43AA82 firmware sends back the base address of the command agent defined in 4Ch through the ATF as a login response to the address indicated by the initiator 8-byte block write request. A typical login process is shown in Figure 7–2.




† After LOGIN is processed, the host processes the correct command agents.

#### Figure 7–2. Typical Login Process

- Write to the initiator node\_ID, which is managed by the command\_agent, through the agent control register (50h). Write the appropriate agent number into AgtNmb, log in Node\_ID into NodeID, and WrNdID. The host has the ability to automatically respond with a conflict error to accesses from initiators that have not correctly logged in.
- Activate the COAF\_agent by setting CAg(n)VId on the ORB fetch control register (44h) for initiator access.
- All initiators can send QUERY LOGIN ORBs at any time to check status of an ongoing LOGIN. This process
  is the same as LOGIN except there is no need to check EUI-64. Other management ORBs are processed
  the same way.

Figure 7-2 shows an example of the process.



<sup>&</sup>lt;sup>†</sup> The length of the Query\_response depends on the number of logins.

Figure 7–3. Typical Management ORB Transaction

### **7.2.3** Logout

Logout is processed as a management ORB transaction, as shown in Figure 7-4.





Figure 7-4. Logout Process

### 7.3 SBP-2 Linked Command ORBs

# 7.3.1 Typical Command ORB Fetch Command Operation



#### 7.3.2 SBP-2/Linked Command ORB Procedure

TSB43AA82 has a built-in command ORB fetch agent state machine, which processes up to four agents (LOGINs) within the hardware. This hardware engine fetches command ORBs, and autoresponds to AGENT\_STATE register, ORB\_POINTER register, DOORBELL register, and UNSOLICITED\_STATUS\_ENABLE register requests and updates. Commands and linked commands are fetched through the command ORB fetch agent state. This section describes examples of how the TSB43AA82 processes a linked command.

### 7.3.2.1 Link FETCH

At login, the target provides the ORB pointer register address to the initiator. The initiator indicates to the target that a command request is there for it with an 8-byte block write to the ORB\_POINTER register (see Section 7.1.1). The TSB43AA82 automatically sends a block read request for the command agent ORB through the CTQ. If the address

of the ORB in next\_ORB or ORB\_offset is a dummy, agent state of aimed agent is suspended and no request is transmitted. The size of the block read request is defined by the logical unit characteristics of the target ConfigROM. The host needs to keep this size and the CORB\_size of ORB fetch control register (44h) consistent. For a SCSI device, this is 8 quadlets. Figure 7-4 shows a typical link fetch.

After TSB43AA82 sends the block read request and receives its block read response, COREnd on Interrupt (0Ch) is set to 1 to inform the host.




Figure 7-5. Typical Link Fetch

### 7.3.2.2 Suspend Link FETCH

To suspend the command agent, clear the CnxFtEn bit in ORB fetch control register (44h). This turns off the command agent autoresponse to a received command ORB. The received ORB packet is stored in the CRF without sending a request, even with an effective link address. The process to reconnect a fetch is explained in Section 7.3.2.6.

The timer transmits after it confirms that available free space in the CFR is large enough to store a response to its read request. Thus the host can control the transmit interval by preadjusting the CFR size and reading from the CFR.

#### 7.3.2.3 Link Abort and DEAD State

The host can change the command agent to the DEAD state. For example, when a task is aborted for some reason, the command agent changes to a DEAD state. For more details, please refer to the SBP-2 standard. Setting Dead(n) in the agent status register (5Ch) changes the state of the command agent into a DEAD state. Read requests addressed to agent state from the initiator are automatically responded to with a DEAD state.

Quadlet write requests to the AGENT\_RESET register (see Section 7.1.1) by the initiator allow the command agent to recover from a DEAD state. This resets the command agent and changes the state back to IDLE.

#### 7.3.2.4 SBP-2/Doorbell

The transaction for a write to the DOORBELL register (see Section 7.1.1) is explained below:

The TSB43AA82 agent is in suspended state when the ORB address shown in next\_ORB or ORB\_offset shows dummy ORB (FFFF FFFF FFFF FFFF FFFFh). The initiator activates the command agent by transmitting a quadlet write request to the DOORBELL register (see Section 7.1.1). When the quadlet write request is received at the DOORBELL register by the command agent, DrBell(n) in the agent status register (5Ch) is set to 1. When necessary, the host sets DrBClr(n) to 1 to clear DrBell(n). Figure 7–6 shows a typical suspended and doorbell request.

Initiator **Target Quadlet Write Request** AgntWr\_Int **Notify Command ORB has** DrBllx Effective Next ORB Address. **DOORBELL Register** COAF\_Agent and CTQ **Block Read Request Dummy ORB Offset Address Command Agent Dummy ORB Response.** No Packet in CRF **Block Read Response** Contents of Packet Is Linked CAqXRdv = 1 (When **Dummy ORB** Command ORB. Next ORB Exists) Command ORB Response. **Block Read Request** Contents of Packet Is Linked Command Block ORB Offset Address Command ORB. **CRF** COREnd\_Int Clear DOORBELL (See Note 1) Command ORB **Host Reads Out CRF Status Block** 

**NOTE:** The host cannot activate a suspended agent.

NOTE 1: The DOORBELL register can be cleared by setting DrBClr(n).

Figure 7–6. SUSPENDED and DOORBELL Request by Dummy ORB

#### 7.3.2.5 Status Block Transmission

After the completion of an ORB command transaction, the target may need to transmit a status block. The status block is sent with the ATF.

#### 7.3.2.6 Reconnection Process

A 1394 bus reset clears all FIFOs and agents. CAg(n)Vld in the ORB fetch control register (44h) for the command agent is cleared also. Any request to the command block agent register is rejected and responded to with an error. (The requests should not be made before reconnection.)

The initiator starts the reconnection process after a bus reset. Reconnection is the same process as LOGIN. The host needs to check EUI-64 to confirm reconnection feasibility. Refer to the SBP-2 standard for details.

If confirmed, the host sets CAg(n)VId and restarts receiving requests to the command block agent register.

# 7.3.2.7 Unsolicited Status Transmission Process

When the initiator can receive an unsolicited status, the target, if necessary, can transmit an unsolicited status. The initiator notifies the target that an unsolicited status is receivable by transmitting a quadlet write request to UNSOLICITED\_STATUS\_ENABLE on the command block agent register.

When the target receives a quadlet write request for UNSOLICITED\_STATUS\_ENABLE from the initiator, UnStEn(n) in the agent status register (5Ch) is set. If necessary, the host transmits unsolicited status with the ATF. If the host transmits this with a six bit tLabel that is defined as 111 + AgtNmb (2 bits) + X, where X is 0 or 1 (UnStIEn at 50h = 1), UnStEn(n) is cleared at the completion of transmission. Clearing USTIEn in the agent control register (50h) before transmitting unsolicited status with the defined tLabel prevents UnSrEn(n) from being cleared. Figure 7–7 shows a typical UNSOLICITED\_STATUS\_ENABLE.




Figure 7-7. UNSOLICITED\_STATUS\_ENABLE

# 8 BD FIFOs (Total 1182 Quadlets)

The bulky data FIFOs consist of the DTF (data transmit FIFO) and the DRF (data receive FIFO). These FIFOs are primarily used for large data transfers through the bulky interface, but can be accessed by the host.

# 8.1 Setting the BD FIFO Size

DTF: Data transmit FIFO adjustable DRF: Data receive/fetch FIFO adjustable

### 8.1.1 DTF

If the auto header insertion mode (DTHdIs = 1 at 90h, bit 24) is selected, the packet payload is written into the DMA data transmit FIFO (DTF). If this mode is not selected, transmission data including header is written to the DTF. Considering this, set necessary packet quadlet size for DTF\_Size on DTF/DRF size (98h).

After DMA finishes writing one packet of data, it starts a packet transmission request on 1394 bus. For efficiency, it is recommended that DTF\_Size be set to more than double the data size of one request packet. This enables multiplex packet transmission time and transmission data writing time.

#### 8.1.2 DRF

The complete packet, including the header and trailer of the response packet is written in the data response FIFO (DRF). This is the same when the response header strip mode is used. Thus, DRF\_Size (quadlet) in DTF/DRF size (98h) needs to be larger than the response header and trailer.

### 8.2 DTF/DRF Packet Format

The data formats for the transmission and reception of data through the DMA bulky interface are shown in the following sections. The transmit formats describe the expected organization of data presented to the TSB43AA82 at the DMA bulky interface. The receive formats describe the expected organization of data that the TSB43AA82 presents to the DMA bulky interface.

#### 8.2.1 DRF Packet Format

The DRF packet format shown in Figure 8–1 describes the data format of the packet received at the DMA bulky interface. The first quadlet contains the status of the received packet. The first 16 bits of the second quadlet contain the destination bus and node number, the remaining 16-bits contain packet-control information. The first 16 bits of the second quadlet contain the bus and node number of the destination node, and the last 16 bits contain packet control information. The first 16 bits of the third quadlet contain the bus and node number of the source node. The first 16 bits of the fifth quadlet contain the length of the data and the last 16-bits contain the extended tCodes. All remaining quadlets contain data that is used only for write requests and read responses. For block read requests and block write responses, the data field is omitted. Table 8-1 shows a description of each field.

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
status Reserved spd											d	Reserved ack																			
destination ID														tLabel rt tCode prior							or										
source ID											rCode Reserved																				
	Reserved																														
data_length													extended_tCode																		
	block data																														

Figure 8–1. DRF Block-Receive Packet Format

Table 8-1. DRF Block-Receive Format Descriptions

FIELD NAME		DESCRIPTION								
	The rec	eived packet goes into the DRF with each status.								
	0h	The request block transaction from the DRF completed successfully.								
	1h	An ack_pending was received and the transaction is a split transaction.								
	2h	The acknowledgement except ack_complete, ack_busy_X and ack_pending was returned inm response to the request packet.								
	3h	Reserved								
	4h	The transaction was stopped because of a page table fetch problem.								
status	5h-6h	Reserved								
	7h	The request packet was transmitted Retry_Limit times.								
	8h-9h	Reserved								
	Ah	The response packet was received but the rCode is not complete.								
	Bh	The response packet was not received in Split_Time.								
	Ch	The request packet was terminated because of a bus reset.								
	Dh	The request packet was removed because of RstTr or DTFClr at 90h.								
	Eh-Fh	Reserved								
spd	This field indicates the speed at which this packet is to be sent. 00 = 100 Mbps, 01 = 200 Mbps, and 10 = 400 Mbps, and 1 undefined for this implementation.									
ack	This fiel	d holds the acknowledge sent by the receiver for this packet. (See Table 6-13 of the IEEE 1394-1995 standard).								
destination ID		he concatenation of the 10-bit bus number and the 6-bit node number that forms the node address to which this s being sent.								
tLabel		d is the transaction label, which is a unique tag for each outstanding transaction between two nodes. This is used to a response packet with its corresponding request packet.								
rt	The retr	y code for this packet is 00 = new, 01 = retry_X, 10 = retryA, and 11 = retryB.								
tCode	tCode is	s the transaction code for this packet. (See Table 6-9 of the IEEE 1394-1995 standard).								
prior		ority level for this packet. For cable implementation, the value of the bits must be zero. For backplane implementation, uses 5.4.1.3 and 5.4.2.1 of the IEEE 1394-1995 standard.								
source ID	This is t	he concatenation of the 10-bit bus number and the 6-bit node number that forms the node address of the sender of ket.								
rCode	This field is the response code for this packet. (See Table 6-11 of the IEEE 1394-1995 standard.)									
data_length	For write requests, read responses, and locks, this field indicates the number of bytes being transferred. For read request this field indicates the number of bytes of data to be read. A write-response packet does not use this field. Note that the number of bytes does not include the header, only the bytes of block data.									
extended_tCode	The blo	ck extended_tCode to be performed on the data in this packet. See Table 6-11 of the IEEE 1394-1995 standard.								
block data		For write requests and read responses, this field holds the transferred data. For write responses and read requests, this field is not present.								

### 8.2.2 DTF Packet Format

The DTF packet format shown in Figure 8–2 describes the data format of the packet transmitted from the bulky data interface. To transmit packets through the host, the 1394 headers and the data are loaded into the DTF interface through registers A4h–A8h by the host or bulky data interface. The first quadlet contains packet control information. The second quadlet contains the bus and node number of the destination node, and the last 16 bits of the second quadlet and the third quadlet contain the 48-bit quadlet-aligned destination offset address. The first 16 bits of the fourth quadlet contain the size of the data in the packet. The remaining 16 bits of the fourth quadlet represent the extended\_tCode field. (See Table 6-10 of the IEEE 1394-1995<sup>1</sup> standard for more information on extended\_tCodes.) The block data, if any, follows the extended\_tCode. Table 8–2 shows a description of each field.

<sup>&</sup>lt;sup>1</sup>IEEE Std 1394-1395, *IEEE Standard for a High Performance Serial Bus* 

0	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31										31														
	Reserved spd										od	tLabel rt tCode prior									or				
	destination ID												destination_offset_high												
	destination_offset_low																								
data_length											extended_tCode														
	block data																								

Figure 8-2. DTF Packet Format With Block Data

Table 8-2. Block-Transmit Format Descriptions

FIELD NAME	DESCRIPTION
spd	This field indicates the speed at which this packet is to be sent. 00 = 100 Mbps, 01 = 200 Mbps, and 10 = 400 Mbps, and 11 is undefined for this implementation.
tLabel	This field is the transaction label, which is a unique tag for each outstanding transaction between two nodes. This is used to pair up a response packet with its corresponding request packet. This tLabel must be set to 01 xxxx, which is block read request handling.
rt	This field in the retry code for this packet is:  00 = new  01 = retry_X  10 = retryA  11 = retryB
tCode	tCode is the transaction code for this packet (see Table 6-10 of IEEE 1394-1995 standard).
prior	This field is the priority level for this packet. For cable implementation, the value of the bits must be zero. For backplane implementation, see clauses 5.4.1.3 and 5.4.2.1 of the IEEE 1394-1995 standard.
destination ID	This field is the concatenation of the 10-bit bus number and the 6-bit node number that forms the node address to which this packet is being sent.
destination_offset_high, destination_offset_low	The concatenation of these two fields addresses a quadlet in the destination node address space. This address must be quadlet aligned (modulo 4). The upper four bits of the destination_offset_high field are used as the response code for lock-response packets and the remaining bits are reserved.
data_length	The number of bytes of data to be transmitted in the packet
extended_tCode	The block extended_tCode to be performed on the data in this packet. See Table 6-11 of the IEEE 1394-1995 standard.
block Data	The data to be sent. If dataLength is 0, no data should be written into the DTF for this field. Regardless of the destination or source alignment of the data, the first byte of the block must appear in byte 0 of the first quadlet.

# 8.3 Status Block Setup

TSB43AA82 can send status block packets to the initiator when the DMA successfully writes/reads the entire amount of data. The contents of the status block packet should be loaded before starting the DMA transaction. This function is active only when the DRFNotify bit at C0h and DTFNotify bit at B0h are set. Figure 8–3 shows the basic status block format. Table 8-3 shows a description of each field.




Figure 8–3. Status Block Format

Table 8-3. Status-Block Format Descriptions

FIELD NAME	DESCRIPTION
AsAgent	Associates corresponding agent for this transaction. The difference between associated and nonassociated is whether the status transfer is successful or not successful. The agent status specified by agent number falls into a dead state. Setting AsAgent to 0 activates the AsAgent and changes agentnum.
agentnum	Specifies the agent number associated by this transaction.
destination_offset_high, destination_offset_low	The concatenation of these two fields addresses a quadlet in the destination node address space. This address must be quadlet aligned (modulo 4) and the address of the status FIFO at the initiator.
data_length	data_length is the number of bytes of status block size transmitted in the packet.
extended_tCode	The block extended_tCode to be performed on the data in this packet. See Table 6-11 of the IEEE 1394-1995 standard.
status Block	SBP-2 status block. Refer to the SBP-2 standard for more information.

To load status block packet into internal RAM:

- 1. Set the size of status block FIFO in the MTXBufSiz bit (94h). For example, to set 8 quadlets of the entire status block packet, write 06h to this field. This field should be half the size of the status block packet in quadlets.
- 2. Set internal RAM to write status mode. DTFST/DRFST bits (F8h) enable access to the status FIFO. Once one of the bits is set to 1, the host can access the status FIFO.
- 3. Write the status block packet. The host can write the status block packet through the log data register (FCh). Address requests written to FCh are processed automatically.
- 4. Activate the status block. Set the notify bit enable to send the status block packet. Notify bits are located at DTF and DRF control registers.

### 8.4 DMA Operation

# 8.4.1 Packet Transmission by DTF

There are three modes of packet transmission with DTF:

- Writing to the CFR through the microcontroller
- Through the bulky interface in direct mode (DTPKtz at 90h = 0)
- Through the bulky interface in packetizer mode (DTPKtz at 90h = 1)

# 8.4.1.1 Packet Transmission by Writing to the CFR Through the Microcontroller

By clearing the DTDSel bit (90h, bit 29), the host can write a packet to DTF using DTF\_First&Continue (A4h) and DTF\_update (A8h). In this case, the DMA bulky interface can not write data to the DTF.

- Set DTFEn (90h, bit 3) to 1 and DTPKtZ (90h) = 1) to enable DTF transmission through the microcontroller.
- Set DTHdls (90h, bit 24) to 0 to disable header insertion.
- Set DTDSel (90h, bit 29) to 0 to switch to CFR packet write mode.
- Write a packet excluding the last quadlet into DTF first and continue register (A4h). This complies with the DTF format defined in Section 8.2.2.
- Start the transmission request by writing the last quadlet to the DTF update register (A8h).
- At the completion of a packet transmission, DTAVal is set and an appropriate acknowledgement is displayed on DTxAck (A0h).
- When DTSpDis (90h, bit 7) is 1, or no split transaction has occurred, a DTFEnd interrupt is created to end
  the transmission transaction.
- When DTSpDis (90h, bit 7) is 0 and split transaction(s) has occurred, a DTFEnd interrupt is created to end the transmission transaction after a response packet is received.
- In this case, a response packet is received by DRF.

# 8.4.1.2 Packet Transmission Through the Bulky Interface in Direct Mode

Setting DTHdls (90h, bit 24) enables the header insert mode for data written to the DTF.

- Set 1 on DTFEn (90h, bit 3) to enable DTF transmission.
- Set 0 on DTHdls (90h, bit 24) to disable header insertion.
- Set 1 on DTDSel (90h, bit 29) to switch to bulky interface packet write mode.
- Prepare transmit data with a packet header that complies with the DTF format defined in Section 8.2.2.
- Write the packet through the bulky interface. Set BDIF2–BDIF0 as shown in the following tables to indicate the end of each packet. Packets are padded with 0s as necessary to satisfy the quadlet boundary. A packet transmission starts when the BDIF flag indicates the last data.

### 8-Bit Bulky

BDIF[2:0]	COMMENT									
011	8-bit bulky mode									
101	Reset									

NOTES: 1. Any signal setting not included in the table is reserved.

2. Signal values should not be modified during data transfer.

### 16-Bit Bulky

BDIF[2:0]	COMMENT					
011 8-bit bulky mode						
000	8-bit data except last block on packet (lower)					
010	16-bit bulky mode					
100	8-bit data of last block on packet (lower)					
110	16-bit data of last block on packet					
101	Reset					

NOTES: 1. Any signal setting not included in the table is reserved.

- 2. Signal values should not be modified during data transfer.
- At the completion of a packet transmission, DTAval is set, and an appropriate acknowledgement is displayed on DTxAck.
- When DTSpDis (90h, bit 7) is 1 or no split transaction has occurred, a DTFEnd interrupt is created to end the transmission transaction. When DTSpDis (90h, bit 7) is 0 and a split transaction has occurred, a DTFEnd interrupt is created to end the transaction after a response packet is received. In this case, a response packet is received by the DRF.

### 8.4.1.3 Packet Transmission Through the Bulky Interface in Packetizer Mode

As a value on DTx header[0:3] (E8h–F4h) is inserted as header, adding data completes the packet to be sent. If DTHdls is not set, all packet data including the header needs to be written. In this case, packet format is the same as that for the ATF.

Following is the process for a fixed-length block data transmission through the bulky interface using write request for block or read response for block.

- Set DTFEn (90h, bit 3) to 1 to enable DTF transmission.
- Set DTHdls (90h, bit 24) to 1 to enable auto header insertion.
- Set DTDSel (90h, bit 29) to 1 to switch to bulky interface packet write mode.
- Prepare transmit data without packet header.
- Specify desired packet header on DTx Header[0:3].
- Write block data through the bulky interface. Set BDIF2–BDIF0 as shown in the following tables. The end of each packet needs to be specified when the length of data does not satisfy a quadlet boundary.

#### 8-Bit Bulky

BDIF[2:0]	COMMENT								
011	8-bit bulky mode								
101	Reset								

NOTES: 1. Any signal setting not included in the table is reserved.

2. Signal values should not be modified during data transfer.

#### 16-Bit Bulky

BDIF[2:0]	COMMENT
011	8-bit bulky mode
000	8-bit data except last block on packet (lower)
010	16-bit bulky mode
100	8-bit data of last block on packet (lower)
110	16-bit data of last block on packet
101	Reset

NOTES: 1. Any signal setting not included in the table is reserved.

- 2. Signal values should not be modified during data transfer.
- A written packet is automatically divided into the length specified by DTx header3, and is packetized.
   Addresses specified on DTx header[1:2] are increased by the length of the data on each transmission. Also, the last 3 bits of tLabel are incremented.
- Each time an auto-divided packet transmission completes, DTAval is set and an appropriate acknowledgement is displayed on DTxAck.
- When a packetizer stops at the completion of all block data transmission or with some error, a DTFEnd interrupt is created and its result is displayed on DTFSt(B0h).

### 8.4.2 Packet Receipt With DRF

By clearing the DRDSel bit on DMA control (90h), a packet stored in the DRF can be received. Data can not be read with the DMA I/F in this case. When DRHStr in DMA control (90h) is set, the header of the packet is detached, and the host reads only the data section with DRF data (ACh). The detached header is stored in DRF header[0:3] (D0h–DCh). When DRHStr is not set, the entire packet is read. The format for this is the same as reading from ARF.

Types of packets received by the DRF are:

- Self-ID packet
- Ordinary packet
  - Response packets to request packets from the DTF
  - Write request with specified address (direct mode)
  - Packetizer
  - Specified as a default

#### 8.4.2.1 Self-ID Packet

Set both RXSId (08h, bit 1) and RSIsel (08h, bit 2) to 1 for the DRF to receive self-ID packets.

### 8.4.2.2 Response Packet to Request Packets From the DTF

To receive response packets to request packets from the DTF, set DTSpDis (90h, bit 7) to 0. This automatically sets the expected values of the response packets. The DRF receives responses accordingly.

#### 8.4.2.3 Write Requests With Specific Address (Direct Mode)

To receive a write request using the write request for block with specified address:

- Set DRFEn (90h, bit 2) to 1.
- Set DRPktz (90h, bit 4) to 0 to disable the packetizer mode.
- Set DRFAdrEn (C0h, bit 2) to 1 to enable write request receiving.

When write requests for block packets are received to addresses specified with DRF destination offset hi/low and DRF destination width, the packets are received by the DRF. The following formula shows a range of receivable packet addresses:

DRF Destination Offset ≤ Packet Address ≤ DRF Destination Offset + DRF Destination Width where: DRF Destination Offset specifies initiator's BusID and NodeID.

Setting DRBIdEn (C0h, bit 0) to 1 can limit the initiator BusID, and setting DRSIdEn (C0h, bit 1) to 1 can limit the initiator NodeID. DAckPnd (90h, bit 22) controls acknowledgements of the write request packet to the DRF. When DAckPnd is 0, the response acknowledgement is complete. When DAckPnd is 1, the response acknowledgement is pending. When a pending acknowledgement is sent and DRespComp (90h, bit 23) is 1, the response is complete.

# 8.4.2.4 Packetizer

To receive data by automatically creating an SBP-2 compliant read request for block packet:

- Set DRFEn (90h, bit 2) to 1. Setting DRPktz (90h, bit 4) to 1 changes to packetizer mode.
- Write expected block data information into DRF control registers 1–3 (C4h, C8h and CCh).
- Write block data information in DRF control register 0 (C0h, bits 0–2), and simultaneously write 10 in DRFCtl0–DRFCtl1 to start packetizer operation.
- A packetizer creates and transmits a block data read request based on the block data information.
- Each time a packetizer receives an expected response packet, it makes a new request and repeats this
  process. When packetizer operation stops due to completion of a transaction or some errors, DRFEnd
  interrupt is created, and its result is displayed on DRFSt (C0h).

# 8.4.2.5 Specified as a Default

Setting 1 on RUEsel (08h, bit 25) makes DRF receive packets as a default. With this, the DRF receives read/write, command fetch packets, and ARF to each agent, and all other unspecified packets.

### 8.4.3 Reading DRF Through the CFR

To read DRF data through the CFR:

• Set DRDSel (90h,bit28) to 0. The microcontroller can get packets in their respective order by reading the DRF data (ACh) register.

**NOTE:** DRF data can be read through the CFR or the bulky interface (see Section 8.4.4). These can be used individually or in combination.

# 8.4.4 Reading DRF Through the Bulky Interface

- Set DRDSel (90h, bit 28) to 1 to output DRF data through the bulky interface.
- The BDOF[2:0] attribute flag is output as follows:

BDOF[2:0]	COMMENT
010	16-bit data except last block on packet
110	16-bit data of last on packet
011	8-bit data except last block on packet
111	8-bit data of last block on packet
100	No data

### 8.4.4.1 Checking and Extracting Packet Data With a Microcontroller

With DRDSel (90h), Dpause (90h), and DRStPs (90h), output data from the bulky interface can be checked and/or extracted by packet units. To check the content of a packet:

- Set DRDSel (90h) to 0 and DRStPs (90h) to 1 to receive packets.
- The microcontroller reads packet data through the CFR.
- Change DRDSel to 1 to output data from the bulky interface.
- When the next packet comes to the top of the DRF, Dpause is set to 1 and pauses the output.
- Change DRFSel back to 0 and repeat this process.

To extract part of a packet:

- Set DRDSel to 0, and DRStPs to 1 to receive packets.
- The microcontroller reads packet data through the CFR.
- Read the data to be extracted and switch DRDSel to 1 to extract data through the bulky interface. The rest of the data is output to bulky interface.
- When the next packet comes to the top of the DRF, Dpause is set to 1 and pauses the output.
- Change DRDSel back to 0 and repeat this process.
- Once DRDSel is set to 1, the bulky interface can read additional data. Thus, if DRDSel is switched to the CFR during the bulky interface output, the microcontroller does not read the correct data.

# 8.4.4.2 Deleting Packet Header/Trailer

Packet headers/trailers at the top of DRF are automatically copied to the DRF header [0:3] (D0h, D4h, D8h and DCh) and DRF trailer (E0h) registers. After one packet has been read and the subsequent packet in the DRF comes in, these registers are automatically updated.

Simultaneously, DRHUpdate Int (0Ch, bit 16) is created to show that the header was updated. Setting 1 on DRHStr (90h, bit 27) strips a packet header/trailer from the DRF data. Only data is transferred through the CFR or bulky interface.

### 8.4.4.3 Deleting Padding Data From the DRF Through the Bulky Interface

When RcvPad (94h, bit 28) is 1, data through the bulky interface contains padding data. To receive data without padding data, set RcvPad to 0.

# 9 DMA Interface

# 9.1 Mode Setting

BDOMode and BDIMode register settings on the CFR determine the DMA interface transaction mode. The BDIF has eight valid modes of operation. These modes are selected using the BDIMODE and BDOMODE fields of the BDIF control register. Table 9–1 shows the basic features of each mode. Modes other than those specified below are not supported.

Table 9-1. Modes of the Bulky Data Interface

MODE	Α	В	С	D	E	F	G	Н
BDIMODE	000	001	010	011	100	101	110	111
BURST	0	0 or 1	0 or 1	0	0 or 1	0 or 1	0 - SYNC 1 - ATAPI	0 or 1
BDOMODE	00	01	01	10	11	01	10	11
Description	8-bit parallel in/out	8-bit parallel in/out	8-bit bidirectional in/out	8-bit bidirectional in/out	8-bit bidirectional in/out (SCSI mode)	16-bit bidirectional in/out	16-bit bidirectional in/out (ATAPI)	16-bit bidirectional in/out (SCSI mode)
Data input	BDIO[7:0]	BDIO[7:0]	BDIO[7:0]	BDIO[7:0]	BDIO[7:0]	BDIO[15:0]	BDIO[15:0]	BDIO[15:0]
Data output	BDIO[15:8]	BDIO[15:8]	BDIO[7:0]	BDIO[7:0]	BDIO[7:0]	BDIO[15:0]	BDIO[15:0]	BDIO[15:0]
Duplex	Full	Full	Half	Half	Half	Half	Half	Half
In/out select	-	_	_	CFR or BDOEN	CFR	_	CFR or BDOEN	CFR
Input control	BDIEN synchronous	BDIEN asynchro- nous	BDIEN asynchro- nous	BDIEN and BDOEN synchronous	BDRD and BDWR asynchro- nous	BDIEN asynchro- nous	BDIEN and BDOEN synchronous	BDRD and BDWR asynchro- nous
Output control	BDOEN synchronous	BDOEN asynchro- nous	BDOEN asynchro- nous	BDIEN and BDOEN synchronous	BDRD and BDWR asynchro- nous	BDOEN asynchro- nous	BDIEN and BDOEN synchronous	BDRD and BDWR asynchro- nous
CONTROL SIG	NAL USE							
BDIEN	$\checkmark$	$\sqrt{}$	$\checkmark$	√	$\checkmark$	$\sqrt{}$	$\checkmark$	$\checkmark$
BDIBUSY	$\checkmark$	$\sqrt{}$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
BDOEN	$\checkmark$	$\sqrt{}$	$\checkmark$	$\sqrt{}$		$\sqrt{}$	$\checkmark$	
BDOAVAIL	$\checkmark$	$\sqrt{}$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\sqrt{}$
BDIF[2:0]	$\checkmark$	$\sqrt{}$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\sqrt{}$
BDOF[2:0]	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
BDACK					$\sqrt{}$			$\sqrt{}$
ATACK							†	

<sup>†</sup> ATAPI mode only

- Mode A Input and output data are synchronous with BDICLK. Input data is written when BDIEN is true and BDIBUSY is false. Output data is updated with BDOEN and BDOAVAIL are true.
- Mode B The input data is asynchronous with BDIEN. The output data is updated when data is written asynchronously with BDOEN. When BDOEN is false, the output data is high impedance.
- Mode C Data is input by BDIEN input and BDIBUSY is false, and is updated when both BDOEN and BDOAVAIL are true.

- Mode D The direction of the data is determined by BDOEN. When BDOEN is true, BDIO[7:0] is input data and is written when BDIEN is true and BDIBUSY is false. When BDOEN is false, BDIO[7:0] is output data and is updated when both BDIEN and BDOAVAIL are true. Direction of data is also set by the CFR (DMARW at 90h)
- Mode E The direction of the data is determined by the CFR (DMARW at 90h). When BDRW is true, BDIO[7:0] is input data and is updated asynchronously with BDWR. When BDRW is false, BDIO[7:0] is output data and is updated asynchronously with BDRD. In that case, BDIO[15:8] is high impedance.
- Mode F Input data is written asynchronously with BDIEN input. Output data is updated asynchronously with BDOEN input.
- Mode G The direction of the data is determined by BDOEN. When BDOEN is true, BDIO[15:0] is input data and is written when BDIEN is true and BDIBUSY is false. When BDOEN is false, BDIO[15:0] is output data and is updated when both BDIEN and BDOAVAIL are true. Direction of data is also set by the CFR (DMARW at 90h)
- Mode H The direction of the data is determined by the CFR (DMARW at 90h). When BDRW is true, BDIO[15:0] is input data and is asynchronously with BDWR. When BDRW is false, BDIO[15:0] is output data and is updated asynchronously with BDRD.


### 9.1.1 Setting Active Signal

The polarity of BDIBUSY, BDOAVAIL, BDOEN, and BDIEN is determined by the BIBsyCtl, BOAvCtl, BOEnCtl and BIEnCtl bits (90h, bits 12, 13, 14, and 15, respectively). For each bit, 1 means active high and 0 means active low.

# 9.2 Synchronous Mode (Modes A, D, and G)

### 9.2.1 Request Transmission (Memory → TSB43AA82) (Modes A, D, and G)

In this mode, data is written synchronously with BDICLK input. Data direction is determined by BDOEN (L: memory -> TSB43AA82).



Data is written when BDIBUSY is false and BDIEN is true.

BDIF[2:0] is an attribute flag for a packet, as follows:

# 8-Bit Bulky

BDIF[2:0]	COMMENT
011	8-bit bulky mode
101	Reset

NOTES: 1. Any signal setting not included in the table is reserved.

2. Signal values should not be modified during data transfer.

# 16-Bit Bulky


BDIF[2:0]	COMMENT
011	8-bit bulky mode
000	8-bit data except last block of packet (lower)
010	16-bit bulky mode
100	8-bit data of last of packet (lower)
110	16-bit data of last block of packet
101	Reset

NOTES: 1. Any signal setting not included in the table is reserved.

2. Signal values should not be modified during data transfer.

# 9.2.2 Receiving Transmission (TSB43AA82 → Memory) (Modes A, D, and G)

In this mode, data receipt is recognized synchronously with BDICLK input when both BDOEN and BDOAVAIL are true. Data direction is determined by BDOEN (H: TSB43AA82 -> memory).



# 9.2.3 Timing Values (Modes A, D, and G)

Figure 9–1 shows the synchronous mode expanded to better show signal timing. Table 9–2 shows timing values for Figure 9–1.




Figure 9-1. Synchronous Mode

Table 9-2. Synchronous Mode

TITLE	ITEM	MIN	MAX	UNIT
t <sub>d</sub> (AVAIL)	BDOAVAIL output delay	2	13	ns
<sup>t</sup> d(BSY)	BDIBUSY output delay	3	15	ns
<sup>t</sup> d(BD)	Data output delay	3	8	ns
t <sub>su(EN)</sub>	BDIEN/BDOEN input setup	8		ns
th(EN)	BDIEN/BDOEN input hold	0		ns
t <sub>su(BD)</sub>	Data input setup	5		ns
th(BD)	Data input hold	0		ns


NOTE 3: Mode A is a parallel mode. It does not require BDOEN to set the direction.

# 9.3 Asynchronous SCSI Mode (Modes E and H)


# 9.3.1 Request Transmission (Memory → TSB43AA82) (Modes E and H)

The data needs to be specified by the BDWR falling edge. Also, BDACK needs to be asserted after confirming BDREQ input is false.

A 16-bit bus data write cannot cross over a 32-bit boundary.




# 9.3.2 Receiving Transmission (TSB43AA82 → Memory) (Modes E and H)



In this mode, data is output on the BDRD falling edge.

# 9.3.3 Timing Values (Modes E and H)

Figure 9–2 shows the SCSI handshake mode expanded to better show signal timing. Table 9–3 shows timing values for Figure 9–2.




NOTE:  $t_{d(ACKHREQL)}$  is the duration from when both BDACK and BDWR / BDRD are asserted (rising edge) until BDREQ is negated (falling edge).  $t_{d(ACKLREQH)}$  is the duration from when both BDACK and BDWR / BDRD are negated (falling edge) until BDREQ is asserted (rising edge).

Figure 9–2. SCSI Handshake Mode Table 9–3. SCSI Handshake Mode

TITLE	ITEM	MIN	MAX	UNIT
td(ACKHREQL)	BDREQ delay 0	2	11	ns
<sup>t</sup> d(ACKLREQH)	BDREQ delay 1	2	62-t <sub>W</sub> (RD/WR/ACK) (>11) or 11	ns
<sup>t</sup> d(ACKHRWH)	BDACK to BRWR/RD	0		ns
td(RWLACKL)	BRWR/RD to BDACK	0		ns
t <sub>su(BD)</sub>	SCSI data input setup	7		ns
th(BD)	SCSI data input hold	0		ns
<sup>t</sup> A(OEN)	SCSI data flag invalid	1	14	ns
ta(OEN)	SCSI data output enable	1	14	ns
tdis(OEN)	SCSI data output disable	1	14	ns
tw(RD/WR/ACK)	BDRD/BDWR/BDACK active width	22		ns

Figure 9–3 shows the SCSI burst mode (1) expanded to better show signal timing. Table 9–4 shows timing values for Figure 9–3.




NOTE: t<sub>d</sub>(ACKHREQL) is the duration from when both BDACK and BDWR / BDRD are asserted (rising edge) until BDREQ is negated (falling edge). BDREQ remains active (asserted) while the FIFO has capacity.

Figure 9-3. SCSI Burst Mode Write (1)

Table 9-4. SCSI Burst Mode Write (1)

TITLE	ITEM	MIN	MAX	UNIT
td(ACKWRHREQL)	BDREQ delay	20	55	ns
td(ACKHWRH)	BDACK to BRWR	0		ns
td(WRLACKL)	BRWR to BDACK	0		ns
t <sub>Su(BD)</sub> SCSI	SCSI data input setup	7		ns
th(BD) SCSI	SCSI data input hold	0		ns
tw(BDWR/ACK)	BDWR/BDACK	22		ns
t <sub>w-cycle</sub>	BDWR/BDACK	44		ns

Figure 9–4 shows the SCSI burst mode (2) expanded to better show signal timing. Table 9–5 shows timing values for Figure 9–4.




NOTE: t<sub>d(ACKHREQL)</sub> is the duration from when both BDACK and BDWR / BDRD are asserted (rising edge) until BDREQ is negated (falling edge). BDREQ remains active (asserted) while the FIFO has capacity.

Figure 9-4. SCSI Burst Mode Write (2)

Table 9-5. SCSI Burst Mode Write (2)

TITLE	ITEM	MIN	MAX	UNIT
td(ACKWRHREQL)	BDREQ delay	20	55	ns
td(ACKHWRH)	BDACK to BRWR	0		ns
td(WRLACKL)	BRWR to BDACK	0		ns
t <sub>Su(BD)</sub> SCSI	SCSI data input setup	7		ns
th(BD) SCSI	SCSI data input hold	0		ns
tw(BDWR/ACK)	BDWR/BDACK	22		ns
t <sub>w-cvcle</sub>	BDWR/BDACK	44		ns

Figure 9–5 shows the SCSI burst mode (3) expanded to better show signal timing. Table 9–6 shows timing values for Figure 9–5.




NOTE: t<sub>d(ACKHREQL)</sub> is the duration from when both BDACK and BDWR / BDRD are asserted (rising edge) until BDREQ is negated (falling edge). BDREQ remains active (asserted) while the FIFO has capacity.

Figure 9-5. SCSI Burst Mode Write (3)

Table 9-6. SCSI Burst Mode Write (3)

TITLE	ITEM	MIN	MAX	UNIT
td(WRHREQL)	BDREQ delay	20	55	ns
<sup>t</sup> d(ACKHWRH)	BDACK to BRWR	0		ns
td(WRLACKL)	BRWR to BDACK	0		ns
t <sub>SU(BD)</sub> SCSI	SCSI data input setup	7		ns
th(BD) SCSI	SCSI data input hold	0		ns
tw(BDWR/ACK)	BDWR/BDACK	22		ns

Figure 9–6 shows the SCSI burst mode (4) expanded to better show signal timing. Table 9–7 shows timing values for Figure 9–6.



NOTE: t<sub>d(ACKHREQL)</sub> is the duration from when both BDACK and BDWR / BDRD are asserted (rising edge) until BDREQ is negated (falling edge). BDREQ remains active (asserted) while the FIFO has capacity.


Figure 9-6. SCSI Burst Mode Write (4)

Table 9-7. SCSI Burst Mode Write (4)

TITLE	ITEM	MIN	MAX	UNIT
td(ACKWRHREQL)	BDREQ delay	20	55	ns
td(ACKHWRH)	BDACK to BRWR	0		ns
td(WRLACKL)	BRWR to BDACK	0		ns
t <sub>SU(BD)</sub> SCSI	SCSI data input setup	7		ns
th(BD) SCSI	SCSI data input hold	0		ns
tw(BDWR/ACK)	BDWR/BDACK	22		ns
t <sub>w-cvcle</sub>	BDWR/BDACK	44		ns

#### 9.4 Asynchronous Handshake Mode (Modes B, C, and F)


#### 9.4.1 Request Transmission (Memory $\rightarrow$ TSB43AA82) (Modes B, C, and F)



The data needs to be specified by the BDIEN falling edge. Also, BDIEN needs to be asserted after confirming BDIBUSY input is false.

A 16-bit bus data write can not cross over a 32-bit boundary.

#### 9.4.2 Receiving Transmission (TSB43AA82 $\rightarrow$ Memory) (Modes B, C, and F)



The data is output by repeating BDOEN low and high. BDOEN is asserted after confirming the BDOAVAIL input is true.

#### 9.4.3 Timing Values (Modes B, C, and F)

Figure 9–7 shows the asynchronous mode expanded to better show signal timing. Table 9–8 shows timing values for Figure 9–7.




Figure 9-7. Asynchronous Mode

Table 9-8. Asynchronous Mode

TITLE	ITEM	MIN	MAX	UNIT
tw(BDIENH)	BDIEN pulse duration on	25		ns
tw(BDIENL)	BDIEN pulse duration off	25		ns
tw(BDOENH)	BDOEN pulse duration on	25		ns
tw(BDOENL)	BDOEN pulse duration off	25		ns

Figure 9–8 and Figure 9–9 show the asynchronous handshake mode write and read, respectively. The figures are expanded to show timing more effectively. Table 9–9 shows timing values for both figures.




Figure 9-8. Asynchronous Handshake Mode Write




Figure 9-9. Asynchronous Handshake Mode Read

Table 9-9. Asynchronous Handshake Mode Write and Read

TITLE	ITEM	MIN	MAX	UNIT
td(IENHBSYH)	BDIBUSY delay 0	2	12	ns
td(IENLBSYL)	BDIBUSY delay 1	2	27	ns
t <sub>su(BD)</sub>	Data input setup	7		ns
th(BD)	Data input hold	0		ns
td(OENHAVL)	BDOAVAIL delay 0	3	11	ns
td(OENLAVH)	BDOAVAIL delay 1	3	39	ns
ta(OEN)	BDData output enable	1	13	ns
tdis(OEN)	BDData output disable	1	13	ns

Figure 9–10 and Figure 9–11 show the asynchronous burst mode write and read, respectively. The figures are expanded to show timing more effectively. Table 9–10 shows timing values for both figures.




Figure 9-10. Asynchronous Burst Mode Write




Figure 9-11. Asynchronous Burst Mode Read

Table 9–10. Asynchronous Burst Mode Write and Read

TITLE	ITEM	MIN	MAX	UNIT
td(IENHBSYH)	BDIBUSY delay		51	ns
t <sub>su(BD)</sub>	BDData input setup	7		ns
th(BD)	BDData input hold	0		ns
td(OENHAVL)	BDOAVAIL delay		53	ns
ta(OEN)	BDData output enable	1	13	ns
tdis(OEN)	BDData output disable	1	13	ns

## 9.5 ATAPI Mode (Mode G and Burst = 1)

Figure 9–12 through Figure 9–17 show the ATAPI mode expanded to better show signal timing. Table 9–11 shows timing values for the figures.




Figure 9–14. ATAPI Terminate (Read)




Table 9-11. ATAPI Mode

TITLE	ITEM	MIN	MAX	UNIT
t(ui)	Unlimit interlock time		50	ns
t(env)	Emulate time		22	ns
t <sub>cyc</sub>	Cycle time		25	ns
t(dvs)	Data valid setup time	7		ns
t(dvh)	Data valid hold time	0		ns
t(mli)	Interlock time with minimum		70	ns
t <sub>(li)</sub>	Unlimited interlock time		50	ns
t(iordyz)	Before driving IORDY	0		ns

#### 9.6 Endianness

When BLeCtl (94h, bit 16) is 1, data from the DMA interface is received in little endian mode. The differences between little endian and big endian are described as follows.

The example is for transmitting 1394 quadlet data packets.

D0 D1	D2	D3
-------	----	----

Data is transmitted in the order shown below. For 1-, 2-, and 3-byte data, padded data is deleted before transmission.

#### 8-Bit Mode

#### Big Endian Byte Ordering

4 byte data	D0⇒D1⇒D2⇒D3	
3 byte data	D0⇒D1⇒D2	D3 is padded with 00h.
2 byte data	D0⇒D1	D2 and D3 are padded with 00h.
1 byte data	D0	D1, D2, and D3 are padded with 00h.

#### Little Endian Byte Ordering

4 byte data	D3⇒D2⇒D1⇒D0	
3 byte data	D2⇒D1⇒D0	D3 is padded with 00h.
2 byte data	D1⇒D0	D2 and D3 are padded with 00h.
1 byte data	D0	D1, D2, and D3 are padded with 00h.

#### 16-Bit Mode

#### Big Endian Byte Ordering

4 byte data	{D0, D1}⇒{D2, D3}	
3 byte data	{D0, D1}⇒{D2, 00h}	D3 is padded with 00h.
2 byte data	{D0, D1}⇒{00h, 00h}	D2 and D3 are padded with 00h.
1 byte data	{D0, 00h}⇒{00h, 00h}	D1, D2, and D3 are padded with 00h.

#### Little Endian Byte Ordering

4 byte data	{D2, D3}⇒{D0, D1}	
3 byte data	{D2, 00h}⇒{D0, D1}	D3 is padded with 00h.
2 byte data	{00h, 00h}⇒{D0, D1}	D2 and D3 are padded with 00h.
1 byte data	{00h, 00h}⇒{D0, 00h}	D1, D2, and D3 are padded with 00h.

## 9.7 Clearing the DMA Interface Data

To clear the DMA interface data, write 1 to DTFClr (90h, bit 31) and DRFClr (90h, bit 30). It takes 2–3 BDICLKs for the data to be cleared.

## 9.8 Resetting the DMA Interface

To reset DMA interface, write 1 to BDORst (94h, bit 29) and BDIRst (94h, bit 30). It takes 2–3 BDICLKs for the data to be cleared.

## 9.9 Suspending the BDIO Output

To suspend the BDIO[15:8] output, set 1 on BDOTris (94h, bit 31). When in 8-bit synchronous mode, BDIO[15:8] is in an output state.

## 10 Host Interface

## 10.1 Parallel Mode Specification

Figure 10–1 shows the parallel mode read/write cycle. Table 10–1 shows timing values for Figure 10–1.




Figure 10-1. Parallel Mode Read/Write Cycle

Table 10-1. Parallel Mode Read/Write Cycle

TITLE	MIN	MAX	UNIT
t(wr1_da)		30	ns
t(wr2_da)	89		ns
t(en1_da)	2	14	ns
t(en2_da)	2	14	ns
<sup>t</sup> (rd_da)		160 200 (ACh)	ns
tsu(da)	7		ns
<sup>t</sup> h(da)	0		ns
tw(rwcyc)		142 (write) 183 (read except CFR ACh) 224 (read CFR ACh)	ns
th(rw)	0		ns
t <sub>cyc</sub>	43		ns
t <sub>su(xcs)</sub>	0		ns
th(xcs)	0		ns
td(wait)	3	61	ns
Fixed wait (d	oes not follow wait signal)		·
t <sub>W</sub> (rw)	131 (write) 172 (read except CFR ACh) 213 (read CFR ACh)		ns
t <sub>d(rw)</sub>	46		ns

## 10.2 Multiplex Mode Specification

Figure 10–2 shows the multiplex (MUX) mode read/write cycle. Table 10–2 shows timing values for Figure 10–2.




Figure 10-2. Multiplex (MUX) Mode Read/Write Cycle

Table 10-2. Multiplex Mode Read/Write Cycle

TITLE	MIN	MAX	UNIT					
tw(ale)	10		ns					
td(ale)	87		ns					
tsu(da)	7		ns					
th(da)	0		ns					
<sup>t</sup> (en1_da)	2	14	ns					
t(en2_da)	2	14	ns					
t(rd_da)	123	215 255 (ACh)	ns					
t <sub>d(rw)</sub>	46		ns					
tw(rwcyc)	83 (write) 123 (read)	142 (write) 224 (read except CFR ACh) 265 (read CFR ACh)	ns					
t <sub>cyc</sub>	43		ns					
t <sub>su(xcs)</sub>	1		ns					
td(wait)	3	61	ns					
th(xcs)	0		ns					
Fixed wait (does not follow wait signal)								
t <sub>w(rw)</sub>	127 (write) 252 (read)		ns					

#### **11 PHY**

#### 11.1 Description

The physical interface portion of the TSB43AA82 provides the digital and analog transceiver functions needed to implement a two-port node in a cable-based IEEE 1394 network. The cable ports incorporate two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission. The TSB43AA82 requires only an external 24.576-MHz crystal as a reference. An external clock can be provided instead of a crystal. An internal oscillator drives an internal phase-locked loop (PLL), which generates the required 393.216-MHz reference signal. This reference signal is internally divided to provide the clock signals used to control transmission of the outbound encoded strobe and data information. A 49.152-MHz clock signal is supplied to the associated link layer controller (LLC, internal to iSphynxII) for synchronization of the two portions and is used for resynchronization of the PLL.

During packet reception, the TPA and TPB transmitters of the receiving cable port are disabled, and the receivers for that port are enabled. The encoded data information is received on the TPA cable pair, and the encoded strobe information is received on the TPB cable pair(s). The received data-strobe information is decoded to recover the receive clock signal and the serial data bits.

Both the TPA and TPB cable interfaces incorporate differential comparators to monitor the line states during initialization and arbitration. The outputs of these comparators are used by the internal logic to determine the arbitration status. The TPA channel also monitors the incoming cable common-mode voltage. The common-mode voltage is used during arbitration to set the speed of the next packet transmission. In addition, the TPB channel monitors the incoming cable common-mode voltage on the TPB pair for the presence of the remotely supplied twisted-pair bias voltage.

The TSB43AA82 provides a 1.86-V nominal bias voltage at the TPBIAS terminal for port termination. This bias voltage, when seen through a cable by a remote receiver, indicates the presence of an active connection. This bias voltage source must be stabilized by an external filter capacitor of 1.0  $\mu$ F.

The line drivers in the TSB43AA82 operate in a high-impedance current mode, and are designed to work with external 112- $\Omega$  line-termination resistor networks in order to match the 110- $\Omega$  cable impedance. One network is provided at each end of a twisted-pair cable. Each network is composed of a pair of series-connected 56- $\Omega$  resistors. The midpoint of the pair of resistors that is directly connected to the twisted-pair-A terminals is connected to its corresponding TPBIAS voltage terminal. The midpoint of the pair of resistors that is directly connected to the twisted-pair-B terminals is coupled to ground through a parallel R-C network with recommended values of 5 k $\Omega$  and 220 pF. The values of the external line termination resistors are selected to meet the standard specifications when connected in parallel with the internal receiver circuits. An external resistor connected between the R0 and R1 terminals sets the driver output current, along with other internal operating currents. This current setting resistor has a value of 6.34 k $\Omega$   $\pm$ 1.0%.

When the power supply of the TSB43AA82 is OFF while the twisted-pair cables are connected, the TSB43AA82 transmitter and receiver circuitry presents a high impedance to the cable and does not load the TPBIAS voltage at the other end of the cable.

Four package terminals are used as inputs to set the default value for four configuration status bits in the self-ID packet, and are set high or low as a function of the equipment design. The PWRCLS0–PWRCLS2 bits are used to indicate the default power-class status for the node (the need for power from the cable or the ability to supply power to the cable). See Table 11–9 for power-class encoding. The CONTEND bit is used as an input to indicate that the node is a contender for bus manager (BM).

The TSB43AA82 supports suspend/resume as defined in the IEEE P1394a specification. The suspend mechanism allows pairs of directly connected ports to be placed into a low-power state (suspended state) while maintaining a

port-to-port connection between bus segments. While in the suspended state, the port is unable to transmit or receive data transaction packets. However, the port in the suspended state is capable of detecting connection status changes and detecting incoming TPBIAS. When the port is suspended, all circuits except the bandgap reference generator and bias detection circuits can be powered down, resulting in significant power savings. For additional details of suspend/resume operation, see the P1394a specification. The use of suspend/resume is recommended for new designs.

The port transmitter and receiver circuitry is disabled during power-down, during reset (when the  $\overline{\text{XRESETP}}$  input terminal is asserted low), when no active cable is connected to the port, or when controlled by the internal arbitration logic. The TPBIAS output is disabled during power-down, during reset, or when the port is disabled as commanded by the internal LLC.

The CNA (cable-not-active) output terminal is asserted high when the twisted-pair cable port is not receiving incoming bias (i.e., it is either disconnected or suspended), and can be used along with PD to determine when to power down the TSB43AA82. The CNA output is not debounced. When the PD bit is asserted high, the CNA detection circuitry is enabled regardless of the previous state of the ports.

The LPS (link power status) terminal works to manage the power usage in the node. The LPS signal from the LLC is used in conjunction with the LCtrl bit (see Section 11.2) to indicate the active/power status of the LLC. The LPS signal is also used to reset, disable, and initialize the PHY-LLC interface (the state of the PHY-LLC interface is controlled solely by the LPS input regardless of the state of the LCtrl bit).

#### 11.2 PHY Internal Registers

There are 16 accessible internal registers for the PHY in the TSB43AA82. The configuration of the registers at addresses 0 through 7 (the base registers) is fixed, while the configuration of the registers at addresses 8 through Fh (the paged registers) is dependent upon which one of eight pages, numbered 0 through 7, is currently selected. The selected page is set in base register 7.

The configuration of the base registers is shown in Table 11–1, and corresponding field descriptions are given in Table 11–2. The base register field definitions are unaffected by the selected page number.

A reserved register or register field (marked as *Reserved* or *Rsvd* in the register configuration tables below) is read as 0, but is subject to future usage. All registers in pages 2 through 6 are reserved.

**Bit Position** Address 0 1 2 4 5 6 7 0000 Physical ID R CPS 0001 **RHB IBR** Gap\_Count 0010 Extended (111b) Num\_Ports (00010b) 0011 PHY Speed (010b) Rsvd Delay (0000b) Jitter (000b) 0100 **LCtrl** С Pwr\_Class 0101 WDIE **ISBR** CTOI **CPSI** STOI PEI EAA **EMC** 0110 Reserved 0111 Page\_select Rsvd Port\_Select

Table 11–1. Base Register Configuration

Table 11-2. Base Register Field Descriptions

FIELD	SIZE	TYPE	DESCRIPTION
Physical ID	6	R	This field contains the physical address ID of this node determined during self-ID. The physical ID is invalid after a bus reset until self-ID has completed as indicated by an unsolicited page-0 register (Table 11–3) status transfer.
R	1	R	Root. This bit indicates that this node is the root node. The R bit is reset to 0 by a bus reset, and is set to 1 during tree-ID if this node becomes root.
CPS	1	R	Cable-power status. This bit indicates the state of the CPS input pin. The CPS pin is normally tied to serial bus cable power through a $400$ -k $\Omega$ resistor. A 0 in this bit indicates that the cable power voltage has dropped below its threshold for assured reliable operation.
RHB	1	R/W	Root-holdoff bit. This bit instructs the PHY to attempt to become root after the next bus reset. The RHB bit is reset to 0 by hardware reset and is unaffected by bus reset.
IBR	1	R/W	Initiate bus reset. This bit instructs the PHY to initiate a long (166 $\mu$ s) bus reset at the next opportunity. Any receive or transmit operation in progress when this bit is set completes before the bus reset is initiated. The IBR bit is reset to 0 by hardware reset or bus reset.
Gap_Count	6	R/W	Arbitration gap count. This value is used to set the subaction (fair) gap, arb-reset gap, and arb-delay times. The gap count may be set either by a write to this field or by reception or transmission of a PHY_CONFIG packet. The gap count is set to 3Fh by a hardware reset or after two consecutive bus resets without an intervening write to the Gap_Count field (either by a write to the PHY register or by a PHY_CONFIG packet).
Extended	3	R	Extended register definition. For the TSB43AA82 this field is 111b, indicating that the extended register set is implemented.
Num_Ports	5	R	Number of ports. This field indicates the number of ports implemented in the PHY. For the TSB43AA82 this field is $00010b$ .
PHY_Speed	3	R	PHY speed capability. For the TSB43AA82 PHY this field is 010b, indicating s400 speed capability.
Delay	4	R	PHY repeater data delay. This field indicates the worst-case repeater data delay of the PHY, expressed as 144+(delay*20) ns. For the TSB43AA82 this field is 0.
			Link-active status control. This bit is used to control the active status of the LLC as indicated during self-ID. The logical AND of this bit and the LPS active status is replicated in the L field (bit 9) of the self-ID packet. The LLC is considered active only if both the LPS input is active and the LCtrl bit is set. The LCtrl bit provides a software controllable means to indicate the LLC active status in lieu of using the LPS input.
LCtrl	1	R/W	The LCtrl bit is set to 1 by a hardware reset and is unaffected by a bus reset.
			Note: The state of the PHY-LLC interface is controlled solely by the LPS input, regardless of the state of the LCtrl bit. If the PHY-LLC interface is operational as determined by an active LPS input, then the received packets and status information continue to be presented on the interface, and any requests indicated on the LREQ input are processed, even if the LCtrl bit is cleared to 0.
С	1	R/W	Contender status. This bit indicates that this node is a contender for the bus or isochronous resource manager. This bit is replicated in the c field (bit 20) of the self-ID packet. This bit is set to the state specified by the CONTEND input pin upon hardware reset and is unaffected by a bus reset.
Jitter	3	R	PHY repeater jitter. This field indicates the worst-case difference between the fastest and slowest repeater data delay, expressed as (Jitter+1)*20 ns. For the TSB43AA82 this field is 0.
Pwr_Class	3	R/W	Node power class. This field indicates this node's power consumption and source characteristics, and is replicated in the <i>pwr</i> field (bits 21–23) of the self-ID packet. This field is set to the state specified by the PWRCLS0–PWRCLS2 input pins upon hardware reset and is unaffected by a bus reset. See Table 11–9.
WDIE	1	R/W	Watch dog interrupt enable. This bit, if set to 1, enables the port event interrupt (PEI) bit to be set whenever resume operations begin on any port. This bit also enables the LINKON output signal to be activated whenever the LLC is inactive and any of the CTOI, CPSI, or STOI interrupt bits are set. This bit is reset to 0 by hardware reset and is unaffected by a bus reset.
ISBR	1	R/W	Initiate short arbitrated bus reset. This bit, if set to 1, instructs the PHY to initiate a short (1.30 $\mu$ s) arbitrated bus reset at the next opportunity. This bit is cleared to 0 by a bus reset.  Note: Legacy IEEE Std 1394-1995 compliant PHYs may not be capable of performing short bus resets. Therefore, initiation of a short bus reset in a network that contains such a legacy device results in a long bus reset being performed.

Table 11-2. Base Register Field Descriptions (Continued)

FIELD	SIZE	TYPE	DESCRIPTION
			Configuration time-out interrupt. This bit is set to 1 when the arbitration controller times out during tree-ID start, and may indicate that the bus is configured in a loop. This bit is reset to 0 by hardware reset, or by writing a 1 to this bit.
СТОІ	1	R/W	If the CTOI and WDIE bits are both set and the LLC is or becomes inactive, the PHY will activate the LINKON output to notify the LLC to service the interrupt.
			Note: If the network is configured in a loop, only those nodes that are part of the loop will generate a configuration time-out interrupt. All other nodes instead time out waiting for the tree-ID and/or self-ID process to complete and then generate a state time-out interrupt and bus reset.
CPSI	1	R/W	Cable power status interrupt. This bit is set to 1 whenever the CPS input transitions from high to low indicating that cable power may be too low for reliable operation. This bit is reset to 1 by hardware reset. It can be cleared by writing a 1 to this bit.
			If the CPSI and WDIE bits are both set and the LLC is or becomes inactive, the PHY activates the LINKON output to notify the LLC to service the interrupt.
STOI	1	R/W	State time-out interrupt. This bit indicates that a state time-out has occurred (which also causes a bus reset to occur). This bit is reset to 0 by hardware reset, or by writing a 1 to this bit. If the STOI and WDIE bits are both set and the LLC is or becomes inactive, the PHY activate the LINKON output to notify the LLC to service the interrupt.
PEI	1	R/W	Port event interrupt. This bit is set to 1 upon a change in the bias (unless disabled), connected, disabled, or fault bits for any port for which the port interrupt enable (PIE) bit is set. Additionally, if the resuming port interrupt enable (WDIE) bit is set, the PEI bit is set to 1 at the start of resume operations on any port. This bit is reset to 0 by hardware reset, or by writing a 1 to this bit. If the PEI bit is set (regardless of the state of the RPEI bit) and the LLC is or becomes inactive, the PHY activates the LINKON output to notify the LLC to service the interrupt.
EAA	1	R/W	Enable accelerated arbitration. This bit enables the PHY to perform the various arbitration acceleration enhancements defined in P1394a (ACK-accelerated arbitration, asynchronous fly-by concatenation, and isochronous fly-by concatenation). This bit is reset to 0 by a hardware reset and is unaffected by a bus reset. Note: The EAA bit should be set only if the attached LLC is P1394a compliant. If the LLC is not P1394a compliant, use of the arbitration acceleration enhancements may interfere with isochronous traffic by excessively delaying the transmission of cycle-start packets.
EMC	1	R/W	Enable multi-speed concatenated packets. This bit enables the PHY to transmit concatenated packets of differing speeds in accordance with the protocols defined in P1394a. This bit is reset to 0 by a hardware reset and is unaffected by a bus reset.
LINIO	'	10,00	Note: The use of multispeed concatenation is completely compatible with networks containing legacy IEEE Std 1394-1995 PHYs. However, use of multispeed concatenation requires that the attached LLC be P1394a compliant.
Page_Select	3	R/W	Page-select. This field selects the register page to use when accessing register addresses 8 through 15. This field is reset to 0 by a hardware reset and is unaffected by a bus reset.
Port_Select	4	R/W	Port-select. This field selects the port when accessing per-port status or control (e.g., when one of the port status/control registers is accessed in page 0). Ports are numbered starting at 0. This field is reset to 0 by a hardware reset and is unaffected by a bus reset.

The port status page provides access to configuration and status information for each of the ports. The port is selected by writing 0 to the Page\_Select field and the desired port number to the Port\_Select field in base register 7. The configuration of the port status page registers is shown in Table 11–3, and the corresponding field descriptions given in Table 11–4. If the selected port is unimplemented, all registers in the port status page are read as 0.

Table 11-3. Page-0 (Port Status) Register Configuration

Address				Bit Po	sition			
Address	0	1	2	3	4	5	6	7
1000	AS	Stat	Bstat		Ch	Con	Bias	Dis
1001	Peer_Speed PIE Fault Reser					Reserved		
1010		Reserved						
1011		Reserved						
1100		Reserved						
1101		Reserved						
1110		Reserved						
1111				Rese	erved			

Table 11-4. Page-0 (Port Status) Register Field Descriptions

FIELD	SIZE	TYPE	DESCRIPTION		
AStat	2	R	TPA line state. This field indicates the TPA line state of the selected port, encoded as follows:  Code Line State  11 Z  01 1  10 0  00 Invalid		
Bstat	2	R	TPB line state. This field indicates the TPB line state of the selected port. This field has the same encoding as the AStat field.		
Ch	1	R	Child/parent status. A 1 indicates that the selected port is a child port. A 0 indicates that the selected port is the parent port. A disconnected, disabled, or suspended port is reported as a child port. The Ch bit is invalid after a bus reset until tree-ID has completed.		
Con	1	R	Debounced port connection status. This bit indicates that the selected port is connected. The connection must be stable for the debounce time of approximately 341 ms for the Con bit to be set to 1. The Con bit is reset to 0 by a hardware reset and is unaffected by a bus reset.  Note: The Con bit indicates that the port is physically connected to a peer PHY, but the port is not necessarily active.		
Bias	1	R	Debounced incoming cable bias status. A 1 indicates that the selected port is detecting incoming cable bias. The incoming cable bias must be stable for the debounce time of 52 µs for the bias bit to be set to 1.		
Dis	1	R/W	Port disabled control. If 1, the selected port is disabled. The Dis bit is reset to 0 by a hardware reset (all ports are enabled for normal operation following hardware reset). The Dis bit is not affected by a bus reset.		
Peer_Speed	3	R	Port peer speed. This field indicates the highest speed capability of the peer PHY connected to the selected port, encoded as follows:		
			Code Peer Speed  000 S100  001 S200  010 S400  011–111 Invalid  The Peer_Speed field is invalid after a bus reset until self-ID has completed.		
			Note: Peer speed codes higher than 010b (S400) are defined in P1394a. However, the TSB43AA82 is only capable of detecting peer speeds up to S400.		
PIE	1	R/W	Port event interrupt enable. When set to 1, a port event on the selected port sets the port event interrupt (PEI) bit and notify the link. This bit is reset to 0 by a hardware reset and is unaffected by a bus reset.		
Fault	1	R/W	Fault. This bit indicates that a resume fault or suspend fault has occurred on the selected port and that the port is in the suspended state. A resume fault occurs when a resuming port fails to detect incoming cable bias from its attached peer. A suspend fault occurs when a suspending port continues to detect incoming cable bias from its attached peer. Writing 1 to this bit clears the fault bit to 0. This bit is reset to 0 by a hardware reset and is unaffected by a bus reset.		

The vendor identification page is used to identify the vendor/manufacturer and compliance level. The page is selected by writing 1 to the Page\_Select field in base register 7. The configuration of the vendor identification page is shown in Table 11–5, and corresponding field descriptions given in Table 11–6.

Table 11-5. Page-1 (Vendor ID) Register Configuration

Addesse	Bit Position									
Address	0	1	2	3	4	5	6	7		
1000				Comp	liance					
1001		Reserved								
1010	Vendor_ID[0]									
1011	Vendor_ID[1]									
1100	Vendor_ID[2]									
1101	Product_ID[0]									
1110	Product_ID[1]									
1111				Produc	t_ID[2]					

Table 11-6. Page-1 (Vendor ID) Register Field Descriptions

FIELD	SIZE	TYPE	DESCRIPTION
Compliance	8	R	Compliance level. For the TSB43AA82 this field is 01h, indicating compliance with the P1394a specification.
Vendor_ID	24	R	Manufacturer's organizationally unique identifier (OUI). For the TSB43AA82 this field is 08_00_28h (Texas Instruments) (the MSB is at page-1 register address 1010b).
Product_ID	24	R	Product identifier. For the TSB43AA82 this field is 42_44_99h (the MSB is at page-1 register address 1101b).

The vendor-dependent page provides access to the special control features of the TSB43AA82, as well as configuration and status information used in manufacturing test and debug. This page is selected by writing 7 to the page\_select field in base register 7. The configuration of the vendor-dependent page is shown in Table 11–7, and corresponding field descriptions given in Table 11–8.

Table 11-7. Page-7 (Vendor-Dependent) Register Configuration

Addass	Bit Position							
Address	0	1	2	3	4	5	6	7
1000	NPA			Reserved			Link_	Speed
1001		Reserved for test						
1010	Reserved for test							
1011		Reserved for test						
1100		Reserved for test						
1101	Reserved for test							
1110		Reserved for test						
1111				Reserve	d for test			

Table 11-8. Page-7 (Vendor-Dependent) Register Field Descriptions

FIELD	SIZE	TYPE	DESCRIPTION
NPA	1	R/W	Null-packet actions flag. This bit instructs the PHY to not clear fair and priority requests when a null packet is received with arbitration acceleration enabled. If 1, then fair and priority requests are cleared only when a packet of more than 8 bits is received; ACK packets (exactly 8 data bits), null packets (no data bits), and malformed packets (less than 8 data bits) do not clear fair and priority requests. If 0, then fair and priority requests are cleared when any non-ACK packet is received, including null packets or malformed packets of less than 8 bits. This bit is cleared to 0 by a hardware reset and is unaffected by a bus reset.
Link_Speed	2	R/W	Link speed. This field indicates the top speed capability of the attached LLC. Encoding is as follows:  Code Speed 00 S100 01 S200 10 S400 11 Illegal  This field is replicated in the <i>sp</i> field of the self-ID packet to indicate the speed capability of the node (PHY and LLC in combination). However, this field does not affect the PHY speed capability indicated to peer PHYs during self-ID; the TSB43AA82 PHY identifies itself as S400 capable to its peers regardless of the value in this field. This field is set to 10b (S400) by a hardware reset and is unaffected by bus reset.

## 11.3 Power-Class Programming


The PWRCLS0-PWRCLS2 pins are programmed to set the default value of the power-class indicated in the *pwr* field (bits 21–23) of the transmitted self-ID packet. Descriptions of the various power-classes are given in Table 11–9. The default power-class value is loaded following a hardware reset, but is overridden by any value subsequently loaded into the Pwr\_Class field in base register 4.

Table 11-9. Power-Class Descriptions

PWRCLS [0:2]	DESCRIPTION
000	Node does not need power and does not repeat power.
001	Node is self-powered and provides a minimum of 15 W to the bus.
010	Node is self-powered and provides a minimum of 30 W to the bus.
011	Node is self-powered and provides a minimum of 45 W to the bus.
100	Node may be powered from the bus for the PHY only using up to 3W and may also provide power to the bus. The amount of bus power that it provides can be found in the configuration ROM.
101	Node is powered from the bus and uses up to 3 W. An additional 2W is needed to enable the link and higher layers of the node.
110	Node is powered from the bus and uses up to 3 W. An additional 3W is needed to enable the link.
111	Node is powered from the bus and uses up to 3 W. An additional 7W is needed to enable the link.


# 12 Application Information

## 12.1 PHY Port Cable Connection




<sup>†</sup> IEEE Std 1394-1995 calls for a 250 pF capacitor, which is a nonstandard component value. A 220 pF capacitor is recommended.

Figure 12–1. TP Cable Connections



**Chassis Ground** 

Figure 12-2. Nonisolated Outer Shield Termination for 6-Pin Connector



**Device Ground** 

Figure 12-3. Nonisolated Outer Shield Termination for 4-Pin Connector

#### 12.2 Crystal Selection

The TSB43AA82 and other TI PHY devices are designed to use an external 24.576-MHz crystal connected between the XI and XO pins to provide the reference for an internal oscillator circuit. This oscillator in turn drives a PLL circuit that generates the various clocks required for transmission and resynchronization of data at the S100 through S400 media data rates.

A variation of less than ±100 ppm from nominal for the media data rates is required by IEEE Std 1394. Adjacent PHYs may therefore have a difference of up to 200 ppm from each other in their internal clocks, and PHYs must be able to compensate for this difference over the maximum packet length. Larger clock variations may cause resynchronization overflows or underflows, resulting in corrupted packet data.

The following are some typical specifications for crystals used with the physical layers from TI in order to achieve the required frequency accuracy and stability:

- 1. Crystal mode of operation: Fundamental
- 2. Frequency tolerance at 25°C: Total frequency variation for the complete circuit is ±100 ppm. A crystal with ±30 ppm frequency tolerance is recommended for adequate margin.
- 3. Frequency stability (over temperature and age): A crystal with ±30 ppm frequency stability is recommended for adequate margin.

NOTE: The total frequency variation must be kept below  $\pm 100$  ppm from nominal with some allowance for error introduced by board and device variations. Trade-offs between frequency tolerance and stability may be made as long as the total frequency variation is less than  $\pm 100$  ppm. For example, the frequency tolerance of the crystal may be specified at 50 ppm and the temperature tolerance may be specified at 30 ppm to give a total of 80 ppm possible variation due to the crystal alone. Crystal aging also contributes to the frequency variation.

4. Load capacitance: For parallel resonant mode crystal circuits, the frequency of oscillation is dependent upon the load capacitance specified for the crystal. Total load capacitance (C<sub>L</sub>) is a function of not only the discrete load capacitors, but also board layout and circuit. It is recommended that load capacitors with a maximum of ±5% tolerance be used.

As an example, for the TSB43AA82 evaluation module (EVM) which uses a crystal specified for 20 pF loading, load capacitors (C9 and C10 in Figure 12–4) of 27 pF each were appropriate for the layout of that particular board. The load specified for the crystal includes the load capacitors (C9, C10), the loading of the PHY pins ( $C_{PHY}$ ), and the loading of the board itself ( $C_{BD}$ ). The value of  $C_{PHY}$  is typically about 1 pF, and  $C_{BD}$  is typically 0.8 pF per centimeter of board etch; a *typical* board can have 3 pF to 6 pF or more. The load capacitors C9 and C10 combine as capacitors in series so that the total load capacitance is:




Figure 12-4. Load Capacitance for the TSB43AA82 PHY Portion

**NOTE:** The layout of the crystal portion of the PHY circuit is important for obtaining the correct frequency, minimizing noise introduced into the PHY's phase-lock loop, and minimizing any emissions from the circuit. The crystal and two load capacitors should be considered as a unit during layout. The crystal and load capacitors should be placed as close as possible to one another while minimizing the loop area created by the combination of the three components. Varying the size of the capacitors may help in this. Minimizing the loop area minimizes the effect of the resonant current ( $I_S$ ) that flows in this resonant circuit. This layout unit (crystal and load capacitors) should then be placed as close as possible to the PHY XI and XO pins to minimize trace lengths.




Figure 12-5. Recommended Crystal and Capacitor Layout

#### 12.3 Bus Reset

In the TSB43AA82, the initiate bus reset (IBR) bit can be set to 1 in order to initiate a bus reset and initialization sequence. The IBR bit is located in PHY register 1, along with the root-holdoff bit (RHB) and Gap\_Count field, as required by the P1394a supplement (this configuration also maintains compatibility with older TI PHY designs which were based upon the suggested register set defined in Annex J of IEEE Std 1394-1995<sup>1</sup>). Therefore, whenever the IBR bit is written, the RHB bit and Gap\_Count field are also necessarily written.

The RHB bit and gap-count may also be updated by PHY-config packets. The TSB43AA82 is P1394a compliant, and therefore both the reception and transmission of PHY-config packets cause the RHB and gap-count to be loaded, unlike older IEEE Std 1394-1995 compliant PHYs which decode only received PHY-config packets.

<sup>&</sup>lt;sup>1</sup> IEEE Std 1394-1995, IEEE Standard for a High Performance Serial Bus

The gap count is set to the maximum value of 63 after two consecutive bus resets without an intervening write to the gap count, either by a write to PHY register 1 or by a PHY-config packet. This mechanism allows a PHY-config packet to be transmitted and then a bus reset initiated to verify that all nodes on the bus have updated their RHB bits and gap-count values, without having the gap-count set back to 63 by the bus reset. The subsequent connection of a new node to the bus, which initiates a bus reset, then causes the gap-count of each node to be set to 63. Note, however, that if a subsequent bus reset is instead initiated by a write to register 1 to set the IBR bit, all other nodes on the bus have their gap-count values set to 63, while this node's gap-count remains set to the value just loaded by the write to PHY register 1.

Therefore, in order to maintain consistent gap-counts throughout the bus, the following rules apply to the use of the IBR bit, RHB bit, and gap-count in PHY register 1:

- Following the transmission of a PHY-config packet, a bus reset must be initiated in order to verify that all nodes have correctly updated their RHB bits and gap-count values, and to ensure that a subsequent new connection to the bus will cause the gap count to be set to 63 on all nodes in the bus. If this bus reset is initiated by setting the IBR bit to 1, the RHB bit and Gap\_Count field must also be loaded with the correct values consistent with the just-transmitted PHY-config packet. In the TSB43AA82, the RHB bit and gap count will have been updated to their correct values upon the transmission of the PHY-config packet, and so these values may first be read from register 1 and then rewritten.
- Other than to initiate the bus reset which must follow the transmission of a PHY-config packet, whenever
  the IBR bit is set to 1 in order to initiate a bus reset, the gap-count value must also be set to 63 so as to be
  consistent with other nodes on the bus, and the RHB bit must be maintained with its current value.
- The PHY register 1 must not be written to except to set the IBR bit. The RHB and gap count must not be written without also setting the IBR bit to 1.

#### 12.4 Low-Power Mode

When LPS is low, the TSB43AA82 automatically enters a low-power mode if the ports are inactive (disconnected, disabled, or suspended). In this low-power mode, the TSB43AA82 disables its internal clock generators and also disables various voltage and current reference circuits depending on the state of the port (some reference circuitry must remain active in order to detect new cable connections, disconnections, or incoming TPBias, for example). The lowest power consumption (the *ultralow-power sleep* mode) is attained when the port is either disconnected, or disabled with the port's interrupt enable bit (WDIE) cleared. The TSB43AA82 exits the low-power mode when the LPS input is asserted high, or when a port event occurs which requires that the TSB43AA82 become active in order to respond to the event or to notify the LLC of the event (e.g., incoming bias is detected on a suspended port, a disconnection is detected on a suspended port, a new connection is detected on a non-disabled port, etc.). The port will activate, but the LLC is not active. LPS must be high to exit ULP mode and to activate the LLC. See section 14 for electrical measurements.

#### 12.5 Power Down and Initialization

Enabling power down and disabling the voltage regulator (PD = VDD and ENZ = VDD) allows the user to achieve the lowest power modes of the TSB43AA82. See Section 4 for these measurements. To transition from the power-down mode to an operational mode, it is recommended that after power down is disabled and the internal regulator is enabled (PD = VSS and ENZ = VSS) the link is reset (XRESETL) before the PHY is reset (XRESETP).




Figure 12-6. Initialization Sequence

Table 12-1. Reset Timing

ITEM	MIN	TYP	MAX	UNIT
ts-1	20			ms
ts-2	100			ns

#### 12.6 Power-Supply Sequence

When the internal voltage regulator is disabled by setting ENZ to VDD and both voltages are being supplied externally, there are power sequencing requirements. During power up, the 1.8-V supply (PWTST) should not begin to ramp up until after the 3.3-V supply (VDD3V, AVD[4:1], VDPLL) reaches at least 2.5 V (see Figure 12–7). During power down, the 1.8-V supply should begin to ramp down before the 3.3-V supply (see Figure 12–8). The exact timing of the power down is dependant upon the capacitance of the design. At no time during device operation should the 1.8-V supply have a higher voltage than the 3.3-V supply.




Figure 12-7. Power-Up Sequence




Figure 12–8. Power-Down Sequence

## 13 Packet Processing With CSR Addressing

TSB43AA82 is designed to perform a set transaction whenever a particular destination control and status register (CSR) address is written to or read from. The transaction to each address is shown below.

DESTINATION 1394 CSR ADDRESS	DESCRIPTION	PROCESS/TRANSACTION
0000 0000 0000h-FFFF EFFF FFFCh		To ARF
FFFF F000 0000h-FFFF F000 03FCh		To ARF (except COMMAND RESET/Cycle Time. It is processed in link.)
FFFF F000 0400h to FFFF F000 0400h + AR_configROM_Size	RAM ROM	Auto response (ack address error to other requests)
FFFF F000 0400h + AR_ConfigRom_Size to FFFF F000 0400h + ConfigRom_Size	ARF ROM	To ARF
FFFF F0000 0400h + ConfigRom_Size to FFFF F000 0800h	Outside configuration ROM	Address error auto response
FFFF F001 0000h-FFFF FFFF FFFCh	Other	A request to management agent/command agent is processed automatically according to the SBP-2 protocol. A request packet addressed to other addresses will go in the ARF. Reserved address in agent address is stored in ARF.

Request packets that are not processed automatically shall be stored in ARF. The host needs to process the request accordingly.

## 13.1 Ack and Response Packet for Request Packet—CFR ErrResp and StErPkt at 08h

#### 13.1.1 RAM ROM

	COMMAND	ErrResp/StErPkt = 0/0	ErrResp/StErPkt = 1/0	ErrResp/StErPkt = x/1
Write	Any	ack_type_error	ack_pending (auto resp by type error)	ack_pending (stored in ARF)
Read	AutoResponse is busy	ack_busy	ack_busy	ack_busy
	Quadlet read	ack_pending (auto response)	ack_pending (auto response)	ack_pending (auto response)
	Block read	ack_pending (auto response)	ack_pending (auto response)	ack_pending (auto response)
Other		ack_type_error	ack_pending (auto resp by type error)	ack_pending (stored in ARF)

#### 13.1.2 ARF ROM

	COMMAND	ErrResp/StErPkt = 0/0	ErrResp/StErPkt = 1/0	ErrResp/StErPkt = x/1	
Write	Any	ack_type_error	ack_pending (auto resp by type error)	ack_pending (stored in ARF)	
Read	Ready and subsystem is busy	ack_pending (stored in ARF)	ack_pending (stored in ARF)	ack_pending (stored in ARF)	
	Quadlet read	ack_pending (stored in ARF)	ack_pending (stored in ARF)	ack_pending (stored in ARF)	
	Block read	ack_pending (stored in ARF)	ack_pending (stored in ARF)	ack_pending (stored in ARF)	
Other		ack_type_error	ack_pending (auto resp by type error)	ack_pending (stored in ARF)	

## 13.1.3 Outside of Configuration ROM

	COMMAND	ErrResp/StErPkt = 0/0	ErrResp/StErPkt = 1/0	ErrResp/StErPkt = x/1
Write	Any	ack_type_error	ack_pending (auto resp by type error)	ack_pending (stored in ARF)
Read	Ready and AutoResponse is busy	ack_address_error	ack_busy	ack_busy
	Quadlet read/block read	ack_address_error	ack_pending (auto resp by address error)	ack_pending (stored in ARF)
Other		ack_type_error	ack_pending (auto resp by type error)	ack_pending (stored in ARF)

#### 13.1.4 Other

## 13.1.4.1 Management Agent

	COMMAN	<b>ID</b>	ErrResp/StErPkt = 0/0	ErrResp/StErPkt = 1/0	ErrResp/StErPkt = x/1
Write	Not equal to 8 bytes		ack_type_error	ack_pending (auto resp by type error)	ack_pending (stored in ARF)
	8-byte block write	MRFFULL = 1 MAgtBsy = 1	ack_busy ack_conflict_error (depends on CFR bit MAAck Conf at 18h)	ack_pending (auto response by conflict error)	ack_pending (stored in ARF)
		MRFFULL = 1 MAgtBsy = 0	ack_busy ack_conflict_error (depends on CFR bit MAAck Conf at 18h)	ack_pending (auto response by conflict error)	ack_pending (stored in ARF)
		MRFFULL = 0 MAgtBsy = 1	ack_busy ack_conflict_error (depends on CFR bit MAAck Conf at 18h)	ack_pending (auto response by conflict error)	ack_pending (stored in ARF)
		MRFFULL = 0 MAgtBsy = 0	ack_complete/ ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ ack_pending (depends on CFR bit Ackpnd at 08h)
Read	Not equal to 8-bytes		ack_type_error	ack_pending	ack_pending (stored in ARF)
	AutoResponse is in use		ack_busy	ack_busy	ack_busy
	8-byte block re	ead	ack_pending(auto response)	ack_pending (auto response)	ack_pending (auto response)
Other			ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)

NOTE: This table is only valid when MAgtVld at 44h is set to 1.

## 13.1.4.2 Command Agent AGENT\_STATE

	COMMAND	ErrResp/StErPkt=0/0	ErrResp/StErPkt =1/0	ErrResp/StErPkt =x/1
Write	Any	ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)
Read	Not equal to 4-bytes	ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)
	AutoResponse is in use	ack_busy	ack_busy	ack_pending (stored in ARF)
	Quadlet read	ack_pending (auto response)	ack_pending (auto response)	ack_pending (auto response)
	4-byte block read	ack_pending (auto response)	ack_pending (auto response)	ack_pending (auto response)
Other		ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)

NOTE: This table is only valid when CAg(n)Vld at 44h is set to 1, where n is the Agent 0–3.

## 13.1.4.3 Command Agent AGENT\_RESET

	COMMAND	ErrResp/StErPkt = 0/0	ErrResp/StErPkt = 1/0	ErrResp/StErPkt = x/1
Write	Not equal to 4-bytes	ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)
	Quadlet write	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)
	4-byte block write	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)
Read	Any	ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)
Other		ack_type_error	ack_pending (auto resp by type error)	ack_pending (stored in ARF)

NOTE: This table is only valid when CAg(n)Vld at 44h is set to 1, where n is the Agent 0-3.

## 13.1.4.4 Command Agent ORB\_POINTER

	COMMAND	ErrResp/StErPkt = 0/0	ErrResp/StErPkt = 1/0	ErrResp/StErPkt = x/1
Write	Not equal to 8-bytes	ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)
	Active 8byte block write	ack_conflict_error	ack_pending (auto response by conflict error)	ack_pending (stored in ARF)
	8-byte block write	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)
Read	Not equal to 8-bytes	ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)
	Subsystem is in busy 8-byte block read	ack_busy	ack_busy	ack_busy
	8-byte block read	ack_pending/ack_complete (auto response)	ack_pending/ack_complete (auto response)	ack_pending/ack_complete (auto response)
Other		ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)

NOTE: This table is only valid when CAg(n)Vld at 44h is set to 1, where n is the Agent 0-3.

## 13.1.4.5 Command Agent DOORBELL

	COMMAND	ErrResp/StErPkt = 0/0	ErrResp/StErPkt = 1/0	ErrResp/StErPkt = x/1
Write	Not equal to 4-bytes	ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)
	System in busy	ack_complete/ack_busy (depends on Ackpnd)	ack_complete/ack_busy (depends on Ackpnd)	ack_complete/ack_busy (depends on Ackpnd)
	Quadlet write	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)
	4-byte block write	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)
Other		ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)

NOTE: This table is only valid when CAg(n)VId at 44h is set to 1, where n is the Agent 0–3.

## 13.1.4.6 Command Agent UNSOLICITED\_STATUS\_ENABLE

	COMMAND	ErrResp/StErPkt = 0/0	ErrResp/StErPkt = 1/0	ErrResp/StErPkt = x/1
Write	Other	ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)
	System in busy (ackpnd)	ack_complete/ack_busy (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_busy (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_busy (depends on CFR bit Ackpnd at 08h)
	Quadlet write	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)
	4-byte block write	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)	ack_complete/ack_pending (depends on CFR bit Ackpnd at 08h)
Read		ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)
Other		ack_type_error	ack_pending (auto response by type error)	ack_pending (stored in ARF)

NOTE: This table is only valid when CAg(n)VId at 44h is set to 1, where n is the Agent 0–3.

## 13.1.4.7 Command Agent Reserved Area

COMMAND		ErrResp/StErPkt = 0/0	ErrResp/StErPkt = 1/0	ErrResp/StErPkt = x/1
Write	Not equal to 4-byte	ARF	ARF	ARF
	ARF is full	ack_busy	ack_busy	ack_busy
	Quadlet write	ARF	ARF	ARF
	4-byte block write	ARF	ARF	ARF
Read	Not equal to 4-byte	ARF	ARF	ARF
	ARF is full	ack_busy	ack_busy	ack_busy
	Quadlet read	ARF	ARF	ARF
	4-byte block read	ARF	ARF	ARF
Other		ARF	ARF	ARF

NOTE: This table is only valid when CAg(n)Vld at 44h is set to 1, where n is the Agent 0-3.

## 13.1.4.8 Requests Not Specifically Covered Above

	COMMAND	ErrResp/StErPkt = 0/0	ErrResp/StErPkt = 1/0	ErrResp/StErPkt = x/1
Write	Any	ack_complete	ack_complete	ack_complete
Read	Any	ack_pending (stored in ARF)	ack_pending (stored in ARF)	ack_pending (stored in ARF)
Other	Any	ack_pending (stored in ARF)	ack_pending (stored in ARF)	ack_pending (stored in ARF)

#### 14 Electrical Characteristics

## 14.1 Absolute Maximum Ratings Over Free-Air Temperature Range<sup>†</sup>

Supply voltage range, V <sub>DD</sub> (see Note 1)	0.3 V to 4 V
Input voltage range, V <sub>1</sub>	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$
Output voltage range at any output, V <sub>O</sub>	$-0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$
Continuous total power dissipation	See dissipation table
Storage temperature range, T <sub>Stq</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground.

#### **DISSIPATION RATING TABLE**

PACKAGE	POWER RATING T <sub>A</sub> < 25°C	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	POWER RATING T <sub>A</sub> = 70 °C
PGE†	1.41 W	0.014 W/°C	0.78 W
PGE <sup>‡</sup>	1.97 W	0.02 W/°C	1.07 W
GGW†	0.56 W	0.0056 W/°C	0.31 W
GGW <sup>‡</sup>	0.68 W	0.0067 W/°C	0.38 W
GHH <sup>†</sup>	0.862 W	0.0107 W/°C	0.377 W
GHH <sup>‡</sup>	1.283 W	0.016 W/°C	0.561 W

<sup>†</sup>Standard JEDEC low-K board

## 14.2 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		3	3.3	3.6	V
Output voltage, VO	TTL and LVCMOS terminals				V
	PD, CONTEND, LINKON, PWRCLS[0:2]	0.7×V <sub>DD</sub>		$V_{DD}$	
High-level input voltage, VIH	XRESETP	0.6×V <sub>DD</sub>		$V_{DD}$	V
	Link inputs	0.7×V <sub>DD</sub>		$V_{DD}$	
	PD, CONTEND, LINKON, PWRCLS[0:2]	0		0.2×V <sub>DD</sub>	
Low-level input voltage, V <sub>IL</sub>	XRESETP	0		0.3×V <sub>DD</sub>	V
	Link inputs	0		0.3×V <sub>DD</sub>	
	PGE package (stress conditions, see Note 1)	0	25	70	
Operating free-air temperature, T <sub>A</sub>	GGW package (typical conditions, see Note 2)	0	25	65	
	GGW package (stress conditions)	0	25	50	°C
	GGW industrial package (TSB43AA82I)	-40	25	85	
	GHH package	0	25	70	
	PGE, low K, $R_{\theta JA} = 70.82^{\circ}$ C/W, $T_A = 70^{\circ}$ C	0	25	90.7	
Virtual junction temperature, TJ <sup>†</sup>	PGE, high K, $R_{\theta JA} = 50.78^{\circ}$ C/W, $T_A = 70^{\circ}$ C	0	25	84.8	
	GGW, low K, R <sub>0JA</sub> = 177.83-°C/W, T <sub>A</sub> = 50°C	0	25	101.9	
	GGW, high K, $R_{\theta JA} = 147.62^{\circ}\text{C/W}$ , $T_A = 50^{\circ}\text{C}$	0	25	93.1	°C
	GHH, high K, R <sub>θJA</sub> = 92.71-°C/W, T <sub>A</sub> = 50°C	0	25	105	
	GHH, high K, R <sub>θ I</sub> Δ = 62,352-°C/W, T <sub>Δ</sub> = 50°C	0	15	105	1

<sup>†</sup> The junction temperatures listed reflect simulation conditions. The customer is responsible for verifying the junction temperature.

<sup>‡</sup> Standard JEDEC high-K board

NOTES: 1. Stress conditions are  $V_{DD} = 3.6 \text{ V}$ , both 1394 ports running continuous data streams.

<sup>2.</sup> Typical conditions are V<sub>DD</sub> = 3.3 V, both 1394 ports receiving/transmitting data packets.

## 14.2 Recommended Operating Conditions (continued)

		MIN	NOM	MAX	UNIT	
Differential insert college V	Cable inputs, during data reception	118		260		
Differential input voltage, V <sub>ID</sub>	Cable inputs, during arbitration	168		265	mV	
Common made insulation V	TPB cable inputs, source power node	0.4706		2.515	.,	
Common-mode input voltage, V <sub>IC</sub>	TPB cable inputs, nonsource power node	0.4706		2.015‡	V	
Output current, IO	TPBIAS outputs	-5.6		1.3	mA	
Power-up reset time, tpu	XRESETP input	2			ms	
	TPA, TPB cable inputs, S100 operation	±1.		±1.08		
Receive input jitter	TPA, TPB cable inputs, S200 operation			±0.5	ns	
	TPA, TPB cable inputs, S400 operation			±0.315		
	Between TPA and TPB cable inputs, S100 operation			±0.8		
Receive input skew	Between TPA and TPB cable inputs, S200 operation	·		±0.55	ns	
	Between TPA and TPB cable inputs, S400 operation	·	_	±0.5		

<sup>‡</sup> For a node that does not source power; see Section 4.2.2.2 in IEEE P1394a.

# 14.3 Electrical Characteristics Over Recommended Ranges of Operating Conditions (Unless Otherwise Noted)

#### 14.3.1 Device

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		PLLON/PD/LPS/ENZ = L/L/L/L, PWTST = NC		2.1		•
I <sub>DD-ULP</sub>	Supply current—ULP (ultra low power) (see Note 1)	PLLON/PD/LPS/ENZ = H/L/L/L, PWTST = NC		11.2		mA
		PLLON/PD/LPS/ENZ = L/L/L/H, PWTST = 1.8 V		51		μА
		PLLON/PD/LPS/ENZ = H/L/L/H, PWTST = 1.8 V		9.3		mA
		PLLON/PD/LPS/ENZ = L/H/X/L		2.1		4
	Supply current—PD (power down) (see Note 2)	PLLON/PD/LPS/ENZ = H/H/X/L	11.0		mA	
I <sub>DD-PD</sub>		PLLON/PD/LPS/ENZ = L/H/X/H	51		μΑ	
		PLLON/PD/LPS/ENZ = H/H/X/H		9.3		mA
	Supply current—(PLLON/PD/LPS/ENZ = X/L/H/L)	Ports disabled		30.4		
I <sub>DD</sub>		One port enabled	46.6		mA	
		Two ports enabled		62.6		
	Supply current—transmitting/receiving	One port enabled	48.0			
I <sub>DD-op</sub>	16 bit data through BDI (packets 512 bytes)	Two ports enabled	64.0		mA	
VTH	Power status threshold, CPS input	400-kΩ resistor	4.7		7.5	V
lį	Input current, LPS, PD, PHYTESTM, PWRCLS [0:2]	V <sub>DD</sub> = 3.6-V		_	5	μΑ
IRST	Pullup current, XRESETP input	V <sub>I</sub> = 1.5-V or 0-V	-90		-20	μΑ
VO	TPBIAS output voltage	At rated IO current	1.665		2.015	V

NOTES: 1. Ultralow-power (LPS = L): Using LPS to enable a low-power mode allows the user not to provide a reset when disabling the low power mode. In this mode the user must provide the 1.8-V core voltage, externally (ENZ = H, PWTST = 1.8 V) or internally (ENZ = L, PWTST = NC, decoupling caps)

<sup>2.</sup> Power-down mode (PD = H): When power-down mode is disabled a reset must be applied to the device.

#### 14.3.2 Driver

	PARAMETER	TEST CONDITION	MIN	TYP MAX	UNIT
V <sub>OD</sub>	Differential output voltage	56 $\Omega$ between differential pairs	172	265	mV
IDIFF	Driver Ddfference current, TPA+, TPA-, TPB+, TPB-	Drivers enabled, speed signaling off	-1.05 <sup>‡</sup>	1.05‡	mA
ISP200	Common mode speed signaling current, TPB+, TPB-	S200 speed signaling enabled	-4.84§	-2.53§	mA
ISP400	Common mode speed signaling current, TPB+, TPB-	S400 speed signaling enabled	-12.4§	-8.10§	mA
VOFF	Off state differential voltage	Drivers disabled		20	mV

<sup>‡</sup> Limits defined as algebraic sum of TPA+ and TPA- driver currents. Limits also apply to TPB+ and TPB- algebraic sum of driver currents. § Limits defined as absolute limit of each of TPB+ and TPB- driver currents.

#### 14.3.3 Receiver

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
7	Differential impedance		4	7		kΩ
$Z_{\text{ID}}$	Differential impedance				4	pF
7	Common mode important		20			kΩ
Z <sub>IC</sub>	Common mode impedance	Britain district			24	pF
V <sub>TH-R</sub>	Receiver input threshold voltage	Drivers disabled	-30		30	mV
V <sub>TH-CB</sub>	Cable bias detect threshold, TPB cable inputs		0.6		1	V
V <sub>TH+</sub>	Positive arbitration comparator threshold voltage		89		168	mV
V <sub>TH</sub> -	Negative arbitration comparator threshold voltage		-168		-89	mV
VTH-SP200	Speed signal threshold	TPBIAS-TPA common mode voltage, drivers disabled	49		131	mV
VTH-SP400	Speed signal threshold	TPBIAS-TPA common mode voltage, drivers disabled	314		396	mV


## 14.4 Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Jitter, transmit	Between TPA and TPB			±0.15	ns
	Skew, transmit	Between TPA and TPB			±0.10	ns
t <sub>r</sub>	TP differential rise time, transmit	10% to 90% at 1394 connector	0.5		1.2	ns
tf	TP differential fall time, transmit	90% to 10% at 1394 connector	0.5		1.2	ns

## 15 Mechanical Data


## PGE (S-PQFP-G144)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice

C. MicroStar BGA  $^{\text{\tiny M}}$  configuration.

MicroStar BGA is a trademark of Texas Instruments.



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. MicroStar BGA™ configuration.

MicroStar BGA is a trademark of Texas Instruments.

## GGW (S-PBGA-N176)

## PLASTIC BALL GRID ARRAY



NOTES:


- This drawing is subject to change without notice. В.
- C. MicroStar BGA™ configuration

MicroStar BGA is a trademark of Texas Instruments.



#### PGE (S-PQFP-G144)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026