
www.ti.com

SCAS302J-JANUARY 1993-REVISED AUGUST 2005


#### **FEATURES**

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 7.4 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 at V<sub>CC</sub> = 3.3 V, T<sub>Δ</sub> = 25°C
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot) >2 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)

SN54LVC646A . . . JT OR W PACKAGE SN74LVC646A . . . DB, DW, NS, OR PW PACKAGE



- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



NC - No internal connection

### **DESCRIPTION/ORDERING INFORMATION**

The SN54LVC646A octal bus transceiver and register is designed for 2.7-V to 3.6-V  $V_{CC}$  operation, and the SN74LVC646A octal bus transceiver and register is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

#### ORDERING INFORMATION

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW	Tube of 25	SN74LVC646ADW	LVC646A
	30IC - DW	Reel of 2000	SN74LVC646ADWR	LVC646A
	SOP - NS	Reel of 2000	SN74LVC646ANSR	LVC646A
-40°C to 85°C	SSOP - DB	Reel of 2000	SN74LVC646ADBR	LC646A
		Tube of 60	SN74LVC646APW	
	TSSOP - PW	Reel of 2000	SN74LVC646APWR	LC646A
		Reel of 250	SN74LVC646APWT	
	CDIP – JT	Tube of 15	SNJ54LVC646AJT	SNJ54LVC646AJT
–55°C to 125°C	CFP – W	Tube of 85	SNJ54LVC646AW	SNJ54LVC646AW
	LCCC – FK	Tube of 42	SNJ54LVC646AFK	SNJ54LVC646AFK

(1) Package drawings, standard packing quantities, thermal data, symboliztion, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302J-JANUARY 1993-REVISED AUGUST 2005



# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that are performed with the 'LVC646A devices.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port is stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data is stored in one register and B data can be stored in the other register.

When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **FUNCTION TABLE**

		INP	UTS			DAT	A I/O	OPERATION OR
ŌĒ	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	FUNCTION
Х	Х	<b>↑</b>	Х	Х	Х	Input	Unspecified <sup>(1)</sup>	Store A, B unspecified <sup>(1)</sup>
X	X	Χ	$\uparrow$	X	X	Unspecified <sup>(1)</sup>	Input	Store B, A unspecified <sup>(1)</sup>
Н	Х	$\uparrow$	1	Χ	Χ	Input	Input	Store and B data
Н	Χ	H or L	H or L	Χ	X	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	X	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Χ	Н	Х	Input	Output	Stored A data to B bus

<sup>(1)</sup> The data-output functions can be enabled or disabled by various signals at  $\overline{\text{OE}}$  and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.







Figure 1. Bus-Management Functions



# **LOGIC DIAGRAM (POSITIVE LOGIC)**



Pin numbers shown are for the DB, DW, JT, NS, PW, and W packages.



SCAS302J-JANUARY 1993-REVISED AUGUST 2005

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impe	dance or power-off state (2)	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or lov	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
		DB package		63	
0	Dackage thermal impedance (4)	DW package		46	°C/W
$\theta_{JA}$	Package thermal impedance (4)	NS package		65	-C/VV
		PW package		88	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# Recommended Operating Conditions<sup>(1)</sup>

			SN54LVC	646A	SN74LV	C646A	
			MIN	MAX	MIN	MAX	UNIT
	O	Operating	2	3.6	1.65	3.6	
$V_{CC}$	Supply voltage	Data retention only	1.5		1.5		V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$			$0.65 \times V_{CC}$		
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		
		V <sub>CC</sub> = 1.65 V to 1.95 V				$0.35 \times V_{CC}$	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$				0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8	
VI	Input voltage	·	0	5.5		5.5	V
\/	Output voltage	High or low state	0	V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	3-state	0	5.5		5.5	V
		V <sub>CC</sub> = 1.65 V				-4	
	Lligh lovel cutout current	V <sub>CC</sub> = 2.3 V				-8	mA
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12		-12	ША
		$V_{CC} = 3 V$		-24		-24	
		V <sub>CC</sub> = 1.65 V				4	
	Love lovel output ourrent	V <sub>CC</sub> = 2.3 V				8	A
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12		12	mA
		V <sub>CC</sub> = 3 V		24		24	
Δt/Δν	Input transition rise or fall rate			10		10	ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C


All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS





#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

DAF	AMETER	TEST CONDITI	ONC	V	SN54I	LVC646A		SN74I	VC646A		UNIT
PAR	RAMETER	TEST CONDITI	ONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	UNII
		1 400 4		1.65 V to 3.6 V				V <sub>CC</sub> - 0.2			
		$I_{OH} = -100  \mu A$		2.7 V to 3.6 V	V <sub>CC</sub> - 0.2						
V <sub>OH</sub>		$I_{OH} = -4 \text{ mA}$		1.65 V				1.2			
		$I_{OH} = -8 \text{ mA}$		2.3 V				1.7			V
		10		2.7 V	2.2			2.2			
		$I_{OH} = -12 \text{ mA}$		3 V	2.4			2.4			
		$I_{OH} = -24 \text{ mA}$		3 V	2.2			2.2			
		1 400 4		1.65 V to 3.6 V						0.2	
		$I_{OL} = 100 \mu A$		2.7 V to 3.6 V			0.2				
.,		I <sub>OL</sub> = 4 mA		1.65 V						0.45	V
$V_{OL}$		I <sub>OL</sub> = 8 mA		2.3 V						0.7	V
		I <sub>OL</sub> = 12 mA		2.7 V			0.4			0.4	
		I <sub>OL</sub> = 24 mA		3 V			0.55			0.55	
I <sub>I</sub>	Control inputs	V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5			±5	μΑ
I <sub>off</sub>		$V_1$ or $V_0 = 5.5 \text{ V}$		0						±10	μΑ
I <sub>OZ</sub> <sup>(2)</sup>		$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±15			±10	μΑ
		$V_I = V_{CC}$ or GND		0.01/			10			10	^
I <sub>CC</sub>		$3.6 \text{ V} \le V_1 \le 5.5 \text{ V}^{(3)}$	$I_O = 0$	3.6 V			10			10	μΑ
$\Delta I_{CC}$		One input at V <sub>CC</sub> – 0.6 Other inputs at V <sub>CC</sub> or		2.7 V to 3.6 V			500			500	μΑ
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		4.5			4.5		pF
C <sub>io</sub>	A or B port	$V_O = V_{CC}$ or GND		3.3 V		7.5			7.5		pF

### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			SN54LV	'C646A		
		V <sub>CC</sub> = 2	V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V	
		MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		150		150	MHz
t <sub>w</sub>	Pulse duration	3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	1.6		1.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	1.7		1.7		ns

All typical values are at  $V_{CC}=3.3~V,\,T_A=25^{\circ}C.$  For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current. This applies in the disabled state only.



SCAS302J-JANUARY 1993-REVISED AUGUST 2005

### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		SN74LVC646A								
		V <sub>CC</sub> = 1.8 V ± 0.18 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		(1)		(1)		150		150	MHz
$t_{w}$	Pulse duration	(1)		(1)		3.3		3.3		ns
$t_{su}$	Setup time, data before CLK↑	(1)		(1)		1.6		1.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	(1)		(1)		1.7		1.7		ns

<sup>(1)</sup> This information was not available at the time of publication.

## **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2	2.7 V	$V_{CC}$ = 3.3 V $\pm$ 0.3 V		UNIT
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		150		MHz
	A or B	B or A		7.9	1	7.4	
t <sub>pd</sub>	CLK	A or D		8.8	1	8.4	ns
	SBA or SAB	A or B		9.9	1	8.6	
t <sub>en</sub>	ŌĒ	A		10.2	1	8.2	ns
t <sub>dis</sub>	ŌĒ	A		8.9	1	7.5	ns
t <sub>en</sub>	DIR	В		10.4	1	8.3	ns
t <sub>dis</sub>	DIR	В		8.7	1	7.9	ns

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN74LVC646A							
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		2.7 V	$V_{CC}$ = 3.3 V $\pm$ 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			(1)		(1)		150		150		MHz
	A or B	B or A	(1)	(1)	(1)	(1)		7.9	1	7.4	
t <sub>pd</sub>	CLK	A or D	(1)	(1)	(1)	(1)		8.8	1	8.4	ns
	SBA or SAB	A or B	(1)	(1)	(1)	(1)		9.9	1	8.6	
t <sub>en</sub>	ŌĒ	А	(1)	(1)	(1)	(1)		10.2	1	8.2	ns
t <sub>dis</sub>	ŌĒ	Α	(1)	(1)	(1)	(1)		8.9	1	7.5	ns
t <sub>en</sub>	DIR	В	(1)	(1)	(1)	(1)		10.4	1	8.3	ns
t <sub>dis</sub>	DIR	В	(1)	(1)	(1)	(1)		8.7	1	7.9	ns

<sup>(1)</sup> This information was not available at the time of publication.

# SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS






# **Operating Characteristics**

 $T_A = 25^{\circ}C$ 


PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
Cpd	Power dissipation capacitance	Outputs enabled	f = 10 MHz	(1)	(1)	75	Pα
Сри	per transceiver	Outputs disabled	I = IO WINZ	(1)	(1)	9	рг

<sup>(1)</sup> This information was not available at the time of publication.






#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

v	INPUTS		.,	V			.,
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms





10-Jun-2014

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9762601Q3A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9762601Q3A SNJ54LVC 646AFK	Samples
5962-9762601QKA	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9762601QK A SNJ54LVC646AW	Samples
5962-9762601QLA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9762601QL A SNJ54LVC646AJT	Samples
SN74LVC646ADBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVC646ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC646A	Samples
SN74LVC646ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC646A	Samples
SN74LVC646ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC646A	Samples
SN74LVC646APW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC646A	Samples
SN74LVC646APWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVC646APWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC646A	Samples
SN74LVC646APWT	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LC646A	Samples
SNJ54LVC646AFK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9762601Q3A SNJ54LVC 646AFK	Samples
SNJ54LVC646AJT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9762601QL A SNJ54LVC646AJT	Samples
SNJ54LVC646AW	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9762601QK A SNJ54LVC646AW	Samples

### PACKAGE OPTION ADDENDUM



10-Jun-2014

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LVC646A, SN74LVC646A:

Catalog: SN74LVC646A

Military: SN54LVC646A





10-Jun-2014

• Space: SN54LVC646A-SP

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC646ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVC646APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
SN74LVC646APWT	TSSOP	PW	24	250	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Jul-2012



\*All dimensions are nominal

7 III GITTOTOTOTO GITO TIGITIMIGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC646ADBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74LVC646APWR	TSSOP	PW	24	2000	367.0	367.0	38.0
SN74LVC646APWT	TSSOP	PW	24	250	367.0	367.0	38.0

### JT (R-GDIP-T\*\*)

#### 24 LEADS SHOWN

#### **CERAMIC DUAL-IN-LINE**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

# W (R-GDFP-F24)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only. E. Falls within Mil—Std 1835 GDFP2—F20



# FK (S-CQCC-N\*\*)

# LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G24)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>