
SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001

- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- BIAS V_{CC} Pin Minimizes Signal Distortion During Live Insertion or Withdrawal
- High-Impedance State During Power Up and Power Down
- B-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination



description

The SN74FB2033A is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level A port. The common-I/O, open-collector \overline{B} port operates at backplane transceiver logic (BTL) signal levels.

The logic element for data flow in each direction is configured by two mode inputs (IMODE1 and IMODE0 for B-to-A, OMODE1 and OMODE0 for A-to-B) as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (CLKAB/LEAB or CLKBA/LEBA). In the latch mode, the clock inputs serve as active-high transparent latch enables.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001

description (continued)

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, B-port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element (prior to inversion) is the B-to-A input.

The AO port-enable/-disable control is provided by OEA. When OEA is low or when V_{CC} is less than 2.5 V, the AO port is in the high-impedance state. When OEA is high, the AO port is active (high or low logic levels).

The \overline{B} port is controlled by OEB and \overline{OEB} . If OEB is low, \overline{OEB} is high, or V_{CC} is less than 2.5 V, the \overline{B} port is inactive. If OEB is high and \overline{OEB} is low, the \overline{B} port is active.

BG V_{CC} and BG GND are the bias-generator reference inputs.

The A-to-B and B-to-A logic elements are active, regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO port) or inactive (\overline{B} port) states.

Output clamps are provided on the BTL outputs to reduce switching noise. One clamp reduces inductive ringing effects on V_{OH} during a low-to-high transition. The other clamps out ringing below the BTL V_{OL} voltage of 0.75 V. Both clamps are active only during ac switching and do not affect the BTL outputs during steady-state conditions.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

TA	PACKAGE [†]		····	TOP-SIDE MARKING	
0°C to 70°C	QFP – RC Tube		SN74FB2033ARC	FB2033A	

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001

	FUNCTION/MODE								
				INPUTS				FUNCTION/MODE	
OEA	OEB	OEB	OMODE1	OMODE0	IMODE1	IMODE0	LOOPBACK	FUNCTION/MODE	
L	L	Х	Х	Х	Х	Х	Х	Isolation	
L	Х	Н	Х	Х	Х	Х	Х	130141011	
Х	Н	L	L	L	Х	Х	Х	AI to B, buffer mode	
Х	Н	L	L	Н	Х	Х	Х	AI to B, flip-flop mode	
Х	Н	L	Н	Х	Х	Х	Х	AI to \overline{B} , latch mode	
н	L	Х	Х	Х	L	L	L	<u>-</u>	
н	Х	Н	Х	Х	L	L	L	B to AO, buffer mode	
Н	L	Х	Х	Х	L	Н	L		
н	Х	Н	Х	Х	L	Н	L	B to AO, flip-flop mode	
Н	L	Х	Х	Х	Н	Х	L	5	
н	Х	Н	Х	Х	н	Х	L	\overline{B} to AO, latch mode	
Н	L	Х	Х	Х	L	L	Н	Alto AQ buffer mode	
н	Х	Н	Х	Х	L	L	н	AI to AO, buffer mode	
Н	L	Х	Х	Х	L	Н	Н		
н	Х	Н	Х	Х	L	н	н	AI to AO, flip-flop mode	
Н	L	Х	Х	Х	Н	Х	н		
н	Х	Н	Х	Х	н	Х	н	AI to AO, latch mode	
Н	Н	L	Х	Х	Х	Х	L	AI to B, B to AO	

Function Tables

ENABLE/DISABLE

	INPUTS		0	UTPUTS		
OEA	OEB	OEB	AO B			
L	Х	Х	Hi Z			
н	Х	Х	Active			
X	L	L		Inactive (H)		
X	L	н		Inactive (H)		
X	Н	L		Active		
Х	Н	Н		Inactive (H)		

BUFFER

INPUT	OUTPUT
L	Н
Н	L

LATCH

-						
INPU	OUTPUT					
CLK/LE	DATA	001F01				
н	L	Н				
н	н	L				
L	Х	Q ₀				



SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001

Function Tables (Continued)

LOOPBACK

LOOPBACK	Q†
L	B port
Н	Point P [‡]

[†]Q is the input to the B-to-A logic element.

[‡] P is the output of the A-to-B logic element (see functional block diagram).

SELECT


INP	UTS	SELECTED LOGIC
MODE1	MODE0	ELEMENT
L	L	Buffer
L	Н	Flip-flop
н	Х	Latch

FLIP-FLOP

INPU	INPUTS					
CLK/LE DATA		OUTPUT				
L	Х	Q ₀				
Ŷ	L	Н				
Ŷ	н	L				



SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001



functional block diagram



SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input clamp current range, V _I : Except B port	
<u> </u>	
Voltage range applied to any \overline{B} output in the disabled or power-off state, V _O	
Voltage range applied to any output in the high state, Vo: A port	
Input clamp current, I _{IK} : Except B port	
B port	
Current applied to any single output in the low state, IO: A port	48 mA
Package thermal impedance, θ_{JA} (see Note 1)	44°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
V _{CC} , BG V _{CC}			4.75	5	5.25	V
BIAS V _{CC}	Supply voltage		4.5	5	5.5	V
	High-level input voltage	B port	1.62		2.3	V
VIH		Except B port	2			v
Ma	B port		0.75		1.47	V
VIL	Low-level input voltage	Except B port			0.8	v
ЮН	High-level output current	AO port			-3	mA
le.		AO port			24	~ ^
IOL	Low-level output current	B port		100		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Except B port			10	ns/V
ТА	Operating free-air temperature	-	0		70	°C

NOTE 2: To ensure proper device operation, all unused inputs must be terminated as follows: A and control inputs to V_{CC}(5 V) or GND, and B inputs to GND only. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 4.75 V,	lj = -18 mA			-1.2	V	
		V _{CC} = 4.75 V to 5.25 V,	I _{OH} = −10 μA			V _{CC} -1.1		
Vон	AO port	V _{CC} = 4.75 V	I _{OH} = –3 mA	2.5	2.85	3.4	V	
		VCC = 4.75 V	I _{OH} = -32 mA	2				
	AO port	V _{CC} = 4.75 V	I _{OL} = 20 mA		0.33	0.5		
Va	AO pon	$V_{CC} = 4.75 V$	I _{OL} = 55 mA			0.8	v	
VOL	D and		I _{OL} = 100 mA	0.75		1.1	v	
	B port	V _{CC} = 4.75 V	$I_{OL} = 4 \text{ mA}$	0.5				
Ι	Except B port	$V_{CC} = 0,$	V _I = 5.25 V			100	μA	
1	Except B port	V _{CC} = 5.25 V,	Vj = 2.7 V			50	μA	
ін	B port‡	$V_{CC} = 0$ to 5.25 V,	Vj = 2.1 V			100	μА	
L.:	Except B port	V _{CC} = 5.25 V	V _I = 0.5 V			-50	μA	
ΊL	B port‡	VCC = 5.25 V	V _I = 0.75 V			-100	μΑ	
IOH	B port	$V_{CC} = 0$ to 5.25 V,	V _O = 2.1 V			100	μA	
IOZPU		$V_{CC} = 0$ to 2.1 V,	$V_{O} = 0.5 \text{ V to } 2.7 \text{ V}$			50	μA	
IOZPD		V _{CC} = 2.1 V to 0,	$V_{O} = 0.5 V \text{ to } 2.7 V$			-50	μA	
IOZH	AO port	V _{CC} = 5.25 V,	V _O = 2.7 V			50	μA	
IOZL	AO port	V _{CC} = 5.25 V,	V _O = 0.5 V			-50	μA	
los§	AO port	V _{CC} = 5.25 V,	V _O = 0	-40	-80	-150	mA	
ICC	All outputs on	V _{CC} = 5.25 V,	IO = 0		45	70	mA	
Ci	AI port and control inputs	VI = 0.5 V or 2.5 V			5		pF	
Co	AO port	V _O = 0.5 V or 2.5 V			5		pF	
~	Bport	V _{CC} = 0 to 4.75 V				6	~ Г	
Cio	per IEEE Std 1194.1-1991	V _{CC} = 4.75 V to 5.25 V				6	pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 5 V. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

live-insertion characteristics over recommended operating free-air temperature range (see Note 3)

PAR	PARAMETER TEST CONDITIONS			MIN	MAX	UNIT	
ICC (BIAS VCC)		$V_{CC} = 0$ to 4.5 V				10	
		V_{CC} = 4.5 V to 5.5 V	$V_{B} = 0$ to 2 V,	V_{I} (BIAS V_{CC}) = 4.5 V to 5.5 V		10	μA
Vo	B port	V _{CC} = 0,	V_{I} (BIAS V_{CC}) = 4.5 V	V_{I} (BIAS V_{CC}) = 4.5 V to 5.5 V			V
		$V_{CC} = 0,$	V _B = 1 V,	$V_{\rm B} = 1 \text{ V},$ VI (BIAS V _{CC}) = 4.5 V to 5.5 V			
IO	B port	$V_{CC} = 0$ to 5.5 V,	OEB = 0 to 0.8 V			100	μA
		$V_{CC} = 0$ to 2.2 V,	OEB = 0 to 5 V			100	

NOTE 3: The power-up sequence is GND, BIAS V_{CC}, V_{CC}.



SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			V _{CC} = T _A = 2	= 5 V, 25°C	MIN	МАХ	UNIT
			MIN	MAX			
fclock	Clock frequency			150		150	MHz
tw	Pulse duration	CLKAB/LEAB or CLKBA/LEBA	3.3		3.3		ns
t _{su}	Setup time	Data before CLKAB/LEAB or CLKBA/LEBA \uparrow	2.7		2.7		ns
t _h	Hold time	Data after CLKAB/LEAB or CLKBA/LEBA	0.7		0.7		ns



SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO (OUTPUT)	V ₀ T	CC = 5 \ 4 = 25°C	/, C	MIN	МАХ	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX			
f _{max}			150			150		MHz
^t PLH	AI	=	2.3	3.6	4.6	2.3	5.6	
^t PHL	(through mode)	B	1.9	3	4.2	1.9	4.5	ns
^t PLH	B	40	2.5	4.2	5.5	2.5	6.1	
^t PHL	(through mode)	AO	3	4.2	5.6	3	5.7	ns
^t PLH	AI	-	2.3	3.6	4.6	2.3	5.6	
^t PHL	(transparent)	B	1.9	3	4.1	1.9	4.5	ns
^t PLH	B	4.0	2.5	4.2	5.5	2.5	6.1	
^t PHL	(transparent)	AO	3	4.2	5.6	3	5.7	ns
^t PLH	0.55	=	2.4	3.7	4.7	2.4	5.8	
^t PHL	OEB	B	1.8	3	4.1	1.8	4.4	ns
^t PLH		_	2	3.4	4.3	2	5.2	
^t PHL	OEB	B	2	3.3	4.4	2	4.8	ns
tPZH	071	10	2	3.5	4.6	2	5.1	
^t PZL	OEA	AO	2.7	4.2	5.1	2.7	5.4	ns
^t PHZ	071	10	2.1	4	5	2.1	5.5	— ns
^t PLZ	OEA	AO	1.6	2.8	3.9	1.6	4.3	
^t PLH		=	3	4.7	5.8	3	6.9	
^t PHL	CLKAB/LEAB	B	2.8	4.3	5.6	2.8	6.1	ns
^t PLH		4.0	2	3.6	4.9	2	5.4	ns
^t PHL	CLKBA/LEBA	AO	2.2	3.5	4.7	2.2	5.1	
^t PLH	014075	_	2.4	5	6.1	2.4	7.2	
^t PHL	OMODE	B	2.4	4.5	6	2.4	6.7	ns
^t PLH	11005		1.8	4	5.3	1.8	5.9	
tPHL	IMODE	AO	2.3	4.1	5.2	2.3	5.4	ns
^t PLH	10055401/		2.4	5	7	2.4	8	
^t PHL	LOOPBACK	AO	3.1	4.6	5.7	3.1	5.9	ns
tPLH		10	1.9	3.7	5.5	1.9	6.1	
tPHL	AI	AO	2.6	4.2	5.6	2.6	5.8	ns
t _r	Rise time, 1.3 V to 1.8 V, B pc	ort	0.5	1.2	2.1	0.5	3	
tf	Fall time, 1.8 V to 1.3 V, B port		0.5	1.4	2.3	0.5	3	ns
t _r	Rise time, 10% to 90%, AO	· ·			4.2	2	5	
t _f	Fall time, 90% to 10%, AO	1	2.5	3.4	1	5	ns	
input pulse rejection						1		ns


output-voltage characteristics


	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT	
VOHP	Peak output voltage during turnoff of 100 mA into 40 nH	B port	See Figure 1		4.5	V
VOHV	Minimum output voltage during turnoff of 100 mA into 40 nH	B port	See Figure 1	1.62		V
VOLV	Minimum output voltage during high-to-low switch	B port	I _{OL} = -50 mA	0.3		V



SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001


PARAMETER MEASUREMENT INFORMATION







SCBS174M - NOVEMBER 1991 - REVISED SEPTEMBER 2001



PARAMETER MEASUREMENT INFORMATION

- - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, tf \leq 2.5 ns; BTL inputs: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, tf \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms



9-Aug-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
SN74FB2033ARC	LIFEBUY	QFP	RC	52	96	TBD	CU SNPB	Level-2-240C-1 YEAR	0 to 70	FB2033A	
SN74FB2033ARCG3	ACTIVE	QFP	RC	52		TBD	Call TI	Call TI	0 to 70	FB2033A	Samples
SN74FB2033ARCR	LIFEBUY	QFP	RC	52	500	TBD	CU SNPB	Level-2-240C-1 YEAR	0 to 70	FB2033A	
SN74FB2033ARCRG3	ACTIVE	QFP	RC	52	500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	0 to 70	FB2033A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

9-Aug-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74FB2033ARCR	QFP	RC	52	500	330.0	24.4	14.2	14.2	2.6	24.0	24.0	Q2
SN74FB2033ARCRG3	QFP	RC	52	500	330.0	24.4	14.2	14.2	2.6	24.0	24.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

11-Jan-2013



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74FB2033ARCR	QFP	RC	52	500	367.0	367.0	45.0
SN74FB2033ARCRG3	QFP	RC	52	500	367.0	367.0	45.0

MECHANICAL DATA

MQFP003 - OCTOBER 1994

RC (S-PQFP-G52)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-022



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated