SCLS181B - DECEMBER 1982 - REVISED MAY 1997

 Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description

logic symbol†


These devices contain four independent 2-input NAND gates. They perform the Boolean function  $Y = \overline{A} \bullet \overline{B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The SN54HC00 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC00 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Υ
Н	Н	L
L	X	Н
Х	L	Н


#### SN54HC00 . . . J OR W PACKAGE SN74HC00 . . . D, N, OR PW PACKAGE (TOP VIEW)



SN54HC00 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, PW, and W packages.

#### logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS181B - DECEMBER 1982 - REVISED MAY 1997

# absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) (see	ee Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VC	C) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )		±25 mA
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)		
,		
	PW package	
Storage temperature range, T <sub>sto</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

#### recommended operating conditions

			S	SN54HC00			SN74HC00			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		2	5	6	2	5	6	V	
		V <sub>CC</sub> = 2 V	1.5			1.5				
٧ıн	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V	
		V <sub>CC</sub> = 6 V	4.2			4.2				
	Low-level input voltage	V <sub>CC</sub> = 2 V	0		0.5	0		0.5		
$V_{IL}$		V <sub>CC</sub> = 4.5 V	0		1.35	0		1.35	V	
		V <sub>CC</sub> = 6 V	0		1.8	0		1.8		
VI	Input voltage		0		VCC	0		VCC	V	
VO	Output voltage		0		VCC	0		VCC	V	
		V <sub>CC</sub> = 2 V	0		1000	0		1000		
t <sub>t</sub>	Input transition (rise and fall) time	V <sub>CC</sub> = 4.5 V	0		500	0		500	ns	
		V <sub>CC</sub> = 6 V	0		400	0		400		
TA	Operating free-air temperature		-55		125	-40		85	°C	



SCLS181B - DECEMBER 1982 - REVISED MAY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	Vaa	Т	A = 25°C	;	SN54l	1C00	SN74F	IC00	UNIT		
PARAMETER	1231 CC	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT			
			2 V	1.9	1.998		1.9		1.9				
		I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4				
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V		
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84				
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34				
			2 V		0.002	0.1		0.1		0.1			
		I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1			
VOL	$V_I = V_{IH} \text{ or } V_{IL}$	VI = VIH or VIL	$V_I = V_{IH}$ or $V_{IL}$		6 V		0.001	0.1		0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33			
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33			
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA		
Icc	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	6 V			2		40		20	μΑ		
C <sub>i</sub>		·	2 V to 6 V		3	10		10		10	pF		

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Vaa	Т,	<sub>Δ</sub> = 25°C	;	SN54I	HC00	SN74H	1C00	UNIT				
PARAMETER	(INPUT)	JT) (OUTPUT)	(OUTPUT)	(OUTPUT)	(OUTPUT)	(OUTPUT)	UT) VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		45	90		135		115					
tpd	A or B	Υ	4.5 V		9	18		27		23	ns				
			6 V		8	15		23		20					
			2 V		38	75		110		95					
t <sub>t</sub>		Υ	4.5 V		8	15		22		19	ns				
			6 V		6	13		19		16					

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per gate	No load	20	pF

SCLS181B - DECEMBER 1982 - REVISED MAY 1997

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 6 \ ns$ ,  $t_f = 6 \ ns$ .
- C. The outputs are measured one at a time with one input transition per measurement.
- D. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated



PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | APPLICATION NOTES |
RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

# SN54HC00, Quadruple 2-Input Positive-NAND Gates

**DEVICE STATUS: ACTIVE** 

PARAMETER NAME	SN54HC00			
Voltage Nodes (V)	6, 5, 2			
Vcc range (V)	2.0 to 6.0			
Input Level	CMOS			
Output Level	CMOS			
No. of Gates	4			

FEATURES <u>Back to Top</u>

 Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

**DESCRIPTION**<u>Back to Top</u>

These devices contain four independent 2-input NAND gates. They perform the Boolean function  $Y = A \setminus A + B$  in positive logic.

The SN54HC00 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC00 is characterized for operation from -40°C to 85°C.

#### **TECHNICAL DOCUMENTS**

Back to Top

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: <u>scls181b.pdf</u> (76 KB) (Updated: 05/01/1997) Full datasheet in Zipped PostScript: scls181b.psz (76 KB)

#### **APPLICATION NOTES**

Back to Top

View Application Reports for Digital Logic

- CMOS Power Consumption And CPD Calculation (SCAA035B Updated: 06/01/1997)
- Designing With Logic (SDYA009C Updated: 06/01/1997)
- HCMOS Design Considerations (SCLA007 Updated: 04/01/1996)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- <u>SN54/74HCT CMOS Logic Family Applications And Restrictions</u> (SCLA011 Updated: 05/01/1996)
- <u>Using High Speed CMOS And Advanced CMOS In Systems With Multiple Vcc</u> (SCLA008 Updated: 04/01/1996)

### **RELATED DOCUMENTS**

▲Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

PRICING/AVAILABILITY

▲Back to Top

T KTOTINO, AVAILA						<u> </u>				
ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP</u> (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT OTY=1000+	PACK QTY	<u>DSCC</u> NUMBER	PRICING/AVAILABILITY		
84037012A	<u>FK</u>	20	-55 TO 125	ACTIVE	6.71	1		Check stock or order		
8403701DA	<u>W</u>	14	-55 TO 125	ACTIVE	8.29	1		Check stock or order		
JM38510/65001B2A	<u>FK</u>	20	-55 TO 125	ACTIVE	7.65	1		Check stock or order		
JM38510/65001BCA	<u>J</u>	14	-55 TO 125	ACTIVE	3.93	1		Check stock or order		
JM38510/65001BDA	<u>W</u>	14	-55 TO 125	ACTIVE	9.30	1		Check stock or order		
SN54HC00J	ī	14	-55 TO 125	ACTIVE	0.87	1		Check stock or order		
SNJ54HC00FK	<u>FK</u>	20	-55 TO 125	ACTIVE	6.71	1	84037012A	Check stock or order		
SNJ54HC00J	Ī	14	-55 TO 125	ACTIVE	1.03	1		Check stock or order		
			-55							

3 of 3

SNJ54HC00W	<u>W</u> 1	4 TO 125	ACTIVE	8.29	1	8403701DA	Check stock or order
------------	------------	----------	--------	------	---	-----------	----------------------

Table Data Updated on: 11/10/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Important Notice</u>



PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | APPLICATION NOTES |
RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

### SN74HC00, Quadruple 2-Input Positive-NAND Gates

**DEVICE STATUS: ACTIVE** 

PARAMETER NAME	SN74HC00			
Voltage Nodes (V)	6, 5, 2			
Vcc range (V)	2.0 to 6.0			
Input Level	CMOS			
Output Level	CMOS			
Output Drive (mA)	-4/4			
No. of Gates	4			
Static Current	0.02			
tpd(max) (ns)	20			

FEATURES Back to Top

 Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

**DESCRIPTION**<u>Back to Top</u>

These devices contain four independent 2-input NAND gates. They perform the Boolean function  $Y = A \setminus A + B$  in positive logic.

The SN54HC00 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC00 is characterized for operation from -40°C to 85°C.

#### **TECHNICAL DOCUMENTS**

Back to Top

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET \_\_Back to Top

Full datasheet in Acrobat PDF: scls181b.pdf (76 KB) (Updated: 05/01/1997)

Full datasheet in Zipped PostScript: scls181b.psz (76 KB)

#### **APPLICATION NOTES**

Back to Top

View Application Reports for <u>Digital Logic</u>

- CMOS Power Consumption and CPD Calculation (SCAA035B Updated: 06/01/1997)
- Designing With Logic (SDYA009C Updated: 06/01/1997)
- HCMOS Design Considerations (SCLA007 Updated: 04/01/1996)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- <u>SN54/74HCT CMOS Logic Family Applications And Restrictions</u> (SCLA011 Updated: 05/01/1996)
- <u>Using High Speed CMOS and Advanced CMOS In Systems With Multiple Vcc</u> (SCLA008 Updated: 04/01/1996)

#### **RELATED DOCUMENTS**

▲Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

PRICING/AVAILABILITY Back to Top

ORDERABLE DEVICE	PACKAGE	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT OTY=1000+	PACK QTY	PRICING/AVAILABILITY
SN74HC00ADBLE	<u>DB</u>	14	-40 TO 85	OBSOLETE			
SN74HC00ADBR	<u>DB</u>	14	-40 TO 85	NRND	0.33	2000	Check stock or order
SN74HC00D	<u>D</u>	14	-40 TO 85	ACTIVE	0.25	50	Check stock or order
SN74HC00DR	<u>D</u>	14	-40 TO 85	ACTIVE	0.28	2500	Check stock or order
SN74HC00N	<u>N</u>	14	-40 TO 85	ACTIVE	0.23	25	Check stock or order
SN74HC00N3	<u>N</u>	14	-40 TO 85	OBSOLETE			
SN74HC00NSR	<u>NS</u>	14	-40 TO 85	ACTIVE	0.33	2000	Check stock or order
SN74HC00PWLE	<u>PW</u>	14	-40 TO 85	OBSOLETE			
SN74HC00PWR	<u>PW</u>	14	-40 TO 85	ACTIVE	0.25	2000	Check stock or order

Table Data Updated on: 11/15/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Important Notice</u>