SLLS448A - SEPTEMBER 2000 - REVISED MAY 2001

- Eight Line Receivers Meet or Exceed the Requirements of ANSI TIA/EIA-644 Standard
- Integrated 110-Ω Line Termination Resistors on LVDT Products
- Designed for Signaling Rates[†] Up To 630 Mbps
- SN65 Version's Bus-Terminal ESD Exceeds 15 kV
- Operates From a Single 3.3-V Supply
- Propagation Delay Time of 2.6 ns (Typ)
- Output Skew 100 ps (Typ) Part-To-Part Skew Is Less Than 1 ns
- LVTTL Levels Are 5-V Tolerant
- Open-Circuit Fail Safe
- Flow-Through Pin Out
- Packaged in Thin Shrink Small-Outline Package With 20-mil Terminal Pitch

description


The 'LVDS388 and 'LVDT388 (T designates integrated termination) are eight differential line receivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3-V supply rail. Any of the eight differential receivers will provide a valid logical output state with a +100-mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes. Additionally, the high-speed switching of LVDS signals always require the use of a line impedance matching resistor at the receiving end of the cable or transmission media. The LVDT product eliminates this external resistor by integrating it with the receiver.

NOT RECOMMENDED FOR NEW DESIGNS For Replacement Use 'LVDx388A

'LVDS388, 'LVDT388 DBT PACKAGE (TOP VIEW)										
A1A A1B A2A A2B B1A B1A B1B B2A C1A C1A C1A C2A C2B D1A D1B D2A D2B	(TOP) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20	GND V _{CC} ENA A1Y A2Y ENB B1Y B2Y GND V _{CC} GND C1Y C2Y ENC D1Y C2Y ENC D1Y C2Y ENC							
		20								

logic diagram (positive logic)

'LVDx388



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Signaling rate, 1/t, where t is the minimum unit interval and is expressed in the units bits/s (bits per second)

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLLS448A - SEPTEMBER 2000 - REVISED MAY 2001

description (continued)

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100Ω . The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of drivers integrated into the same substrate along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of clock and data for synchronous parallel data transfers. When used with its companion, 8-channel driver, the SN65LVDS389 over 150 million data transfers per second in single-edge clocked systems are possible with very little power. Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.

The SN65LVDS388 and SN65LVDT388 is characterized for operation from –40°C to 85°C. The SN75LVDS388 and SN75LVDT388 is characterized for operation from 0°C to 70°C.

PART NUMBER	TEMPERATURE RANGE	NUMBER OF RECEIVERS	BUS-PIN ESD								
SN65LVDS388DBT	–40°C to 85°C	8	15 kV								
SN65LVDT388DBT	–40°C to 85°C	8	15 kV								
SN75LVDS388DBT	0°C to 70°C	8	4 kV								
SN75LVDT388DBT	0°C to 70°C	8	4 kV								

AVAILABLE OPTIONS

Function Table

SNx5LVD388 and SNx5LVDT388											
DIFFERENTIAL INPUT	ENABLES	OUTPUT									
A-B	EN	Y									
$V_{ID} \ge 100 \text{ mV}$	Н	Н									
-100 mV < $V_{ID} \le 100$ mV	Н	?									
V _{ID} ≤ -100 mV	Н	L									

Т

н

Ζ

н

Ny51 VD288 and SNy51 VDT28


H = high level, L = low level, X = irrelevant,

Z = high impedance (off), ? = indeterminate

Х

Open

equivalent input and output schematic diagrams





SLLS448A - SEPTEMBER 2000 - REVISED MAY 2001

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Voltage range:	Enables or Y	–0.5 V to 6 V
	A or B	–0.5 V to 4 V
Electrostatic disch	arge: (see Note 2)	
	SN65' (A, B, and GND) .	Class 3, A:15 kV, B: 700 V
	SN75' (A, B, and GND)	Class 2, A:4 kV, B: 400 V
Continuous power	dissipation	See Dissipation Rating Table
Storage temperatu	re range	–65°C to 150°C
Lead temperature	1,6 mm (1/16 in) from case for 1	0 seconds 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

2. Tested in accordance with MIL-STD-883C Method 3015.7.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C			T _A = 85°C POWER RATING
DBT	1071 mW	8.5 mW/°C	688 mW	556 mW

[‡]This is the inverse of the junction-to-ambient thermal resistance when board-mounted (low-k) and with no air flow.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}		3	3.3	3.6	V
High-level input voltage, VIH	Enables	2			V
Low-level input voltage, VIL	Enables			0.8	V
Magnitude of differential input voltage, VID		0.1		0.6	V
Common-mode input voltage, V _{IC} (see Figure 4)	Common-mode input voltage, VIC (see Figure 4)				
				VCC - 0.8	
Operating free-air temperature, T _Δ	SN75'	0		70	°C
	SN65'	-40		85	°C



SLLS448A - SEPTEMBER 2000 - REVISED MAY 2001

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	түр†	MAX	UNIT	
VIT+	Positive-going differential input voltage three	shold See Figure 1 and Table 1					100	mV
V_{IT-}	Negative-going differential input voltage three	eshold	See Figure 1 an		-100			mV
Vон	High-level output voltage		I _{OH} =8 mA		2.4	3		V
VOL	Low-level output voltage		I _{OL} = 8 mA			0.2	0.4	V
	Supply current		Enabled,	No load		50	70	mA
ICC			Disabled				3	mA
		LVDS	$V_{I} = 0 V$			-13	-20	
łj	Input current (A or B inputs)	LVDO	V _I = 2.4 V		-1.2	-3		μA
4	input current (A or D inputs)	LVDT	$V_{I} = 0 V$, other in			-40	μΑ	
			V _I = 2.4 V, other	-2.4				
IID	Differential input current $ I_{IA} - I_{IB} $	'LVDS		V _{IB} = 0.1 V, V _{IB} = 2.3 V			±2	μA
I _{ID}	Differential input current $(I_{IA} - I_{IB})$	'LVDT	$V_{IA} = 0.2 V,$ $V_{IA} = 2.4 V,$		1.5		2.2	mA
l _{I(OFF)}	Power-off input current (A or B inputs)	'LVDS	$V_{CC} = 0 V,$	V _I = 2.4 V		12	±20	μA
l _{I(OFF)}	Power-off input current (A or B inputs)	'LVDT	$V_{CC} = 0 V,$	V _I = 2.4 V			±40	μA
Iн	High-level input current (enables)		V _{IH} = 2 V				10	μA
۱ _{IL}	Low-level input current (enables)		V _{IL} = 0.8 V				10	μA
107	119 de l'este este a color d'esterne est		$V_{O} = 0 V$				±1	A
loz	High-impedance output current	V _O = 3.6 V			10	μA		
C _{IN}	Input capacitance, A or B input to GND		V _{ID} = 0.4 sin 2.5	5E09 t V		5		pF
Z _(t)	Termination impedance		V _{ID} = 0.4 sin 2.5	5E09 t V	88		132	Ω

[†] All typical values are at 25°C and with a 3.3-V supply.

switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output		1	2.6	4	ns
^t PHL	Propagation delay time, high-to-low-level output		1	2.5	4	ns
t _r	Output signal rise time		500	800	1200	ps
tf	Output signal fall time	See Figure 2	500	800	1200	ps
^t sk(p)	Pulse skew (t _{PHL} – t _{PLH})			150	600	ps
^t sk(o)	Output skew [‡]			100	400	ps
t _{sk(pp)}	Part-to-part skew§				1	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output			7	15	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output			7	15	ns
^t PHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 3		7	15	ns
^t PLZ	Propagation delay time, low-level-to-high-impedance output			7	15	ns

[†] All typical values are at 25°C and with a 3.3-V supply.

 $t_{sk(0)}$ is the magnitude of the time difference between the t_{PLH} or t_{PHL} of all drivers of a single device with all of their inputs connected together. S t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of any two devices characterized in this data sheet when both devices operate with the same supply voltage, at the same temperature, and have the same test circuits.



SLLS448A - SEPTEMBER 2000 - REVISED MAY 2001

PARAMETER MEASUREMENT INFORMATION





Figure 1. Voltage Definitions

APPLIED VO	DLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE			
VIA	VIB	V _{ID}	VIC			
1.25 V	1.15 V	100 mV	1.2 V			
1.15 V	1.25 V	–100 mV	1.2 V			
2.4 V	2.3 V	100 mV	2.35 V			
2.3 V	2.4 V	–100 mV	2.35 V			
0.1 V	0 V	100 mV	0.05 V			
0 V	0.1 V	–100 mV	0.05 V			
1.5 V	0.9 V	600 mV	1.2 V			
0.9 V	1.5 V	–600 mV	1.2 V			
2.4 V	1.8 V	600 mV	2.1 V			
1.8 V	2.4 V	–600 mV	2.1 V			
0.6 V	0 V	600 mV	0.3 V			
0 V	0.6 V	–600 mV	0.3 V			



SLLS448A - SEPTEMBER 2000 - REVISED MAY 2001



PARAMETER MEASUREMENT INFORMATION


NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 2. Timing Test Circuit and Wave Forms



SLLS448A - SEPTEMBER 2000 - REVISED MAY 2001

PARAMETER MEASUREMENT INFORMATION



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.





Figure 3. Enable/Disable Time Test Circuit and Wave Forms




SLLS448A - SEPTEMBER 2000 - REVISED MAY 2001



TYPICAL CHARACTERISTICS




SLLS448A - SEPTEMBER 2000 - REVISED MAY 2001



TYPICAL CHARACTERISTICS



SLLS448A - SEPTEMBER 2000 - REVISED MAY 2001



APPLICATION INFORMATION

Figure 10. Typical Application Schematic



SLLS448A - SEPTEMBER 2000 - REVISED MAY 2001

APPLICATION INFORMATION

fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –100 mV and 100 mV and within its recommended input common-mode voltage range. TI's LVDS receiver is different in how it handles the open-input circuit situation, however.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver will pull each line of the signal pair to near V_{CC} through 300-k Ω resistors as shown in Figure 10. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level regardless of the differential input voltage.




Figure 11. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver will be valid with less than a 100-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
				_			(6)				
SN65LVDT388DBT	NRND	TSSOP	DBT	38	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDT388	
SN65LVDT388DBTR	NRND	TSSOP	DBT	38	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDT388	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDT388DBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDT388DBTR	TSSOP	DBT	38	2000	350.0	350.0	43.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN65LVDT388DBT	DBT	TSSOP	38	50	530	10.2	3600	3.5

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated