


TMN6050Y
N-Channel Enhancement Mosfet

General Description <ul style="list-style-type: none"> Low $R_{DS(ON)}$ RoHS and Halogen-Free Compliant Applications <ul style="list-style-type: none"> Load switch PWM 	General Features <p> $V_{DS} = 60V$ $I_D = 50A$ $R_{DS(ON)} = 13\text{ m}\Omega$ (typ.) @ $V_{GS} = 10V$ 100% UIS Tested 100% R_g Tested </p> 
--	--


Absolute Maximum Ratings ($T_A = 25^\circ C$ unless otherwise noted)

Symbol	Parameter	Max.	Units
V_{DSS}	Drain-Source Voltage	60	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Continuous Drain Current	$T_C = 25^\circ C$	A
		$T_C = 100^\circ C$	A
I_{DM}	Pulsed Drain Current ^{Note 1}	180	A
EAS	Single Pulsed Avalanche Energy ^{Note 2}	280	mJ
P_D	Power Dissipation	$T_C = 25^\circ C$	W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.6	$^\circ C/W$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +175	$^\circ C$
Thermal Characteristic			
Thermal Resistance, Junction-to-Case ^(Note 2)		$R_{\theta JC}$	1.76 $^\circ C/W$

Electrical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	60	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=60\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm 20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	± 100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	1.0	1.6	2.5	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=30\text{A}$	-	13	16	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_D=30\text{A}$	30	-	-	S
Dynamic Characteristics ^(Note 4)						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=25\text{V}, \text{V}_{\text{GS}}=0\text{V},$ $F=1.0\text{MHz}$	-	2498	-	PF
Output Capacitance	C_{oss}		-	185	-	PF
Reverse Transfer Capacitance	C_{rss}		-	80	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	$t_{\text{d(on)}}$	$\text{V}_{\text{DD}}=30\text{V}, \text{I}_D=2\text{A}, \text{R}_L=1\Omega$ $\text{V}_{\text{GS}}=10\text{V}, \text{R}_{\text{GEN}}=3\Omega$	-	12	-	nS
Turn-on Rise Time	t_r		-	5.2	-	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	38	-	nS
Turn-Off Fall Time	t_f		-	27	-	nS
Total Gate Charge	Q_g	$\text{V}_{\text{DS}}=30\text{V}, \text{I}_D=30\text{A},$ $\text{V}_{\text{GS}}=10\text{V}$	-	36	-	nC
Gate-Source Charge	Q_{gs}		-	9.9	-	nC
Gate-Drain Charge	Q_{gd}		-	6.6	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_S=30\text{A}$	-	-	1.2	V
Diode Forward Current ^(Note 2)	I_S		-	-	50	A
Reverse Recovery Time	t_{rr}	$\text{T}_J = 25^\circ\text{C}, \text{IF} = 30\text{A}$ $\text{di/dt} = 100\text{A}/\mu\text{s}$ ^(Note 3)	-	35	-	nS
Reverse Recovery Charge	Q_{rr}		-	47	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
 2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
 3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 4. Guaranteed by design, not subject to production
5. E_{AS} condition: $\text{T}_J=25^\circ\text{C}, \text{V}_{\text{DD}}=30\text{V}, \text{V}_{\text{G}}=10\text{V}, \text{L}=0.5\text{mH}, \text{R}_g=25\Omega$

Typical Performance Characteristics

Figure 1: Output Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics




Figure 6: Capacitance Characteristics




Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drain Current vs. Case Temperature





Figure 11: Maximum Effective Transient Thermal Impedance, Junction-to-Case



Package Information: TO-251S-3L

UNIT: mm

SYMBOL	min	nom	max
A	2.20		2.40
b	0.50		0.85
C	0.45	0.50	0.60
D	6.50		6.70
D1	5.10		5.50
E	5.9		6.20
e	2.18	2.29	2.38
L	11.00		12.40
L1	4.8		5.3
L2	3.5		4.2

